

PATENT

09/234,427

Request to Enter Supplemental Amendment filed September 9, 2002

EXHIBIT A

BEST AVAILABLE COPY

Product Introduction

The NS32FX16 is a high speed CMOS microprocessor in National's Embedded System Processor family. It includes two main execution units, the NS32CG16 compatible CPU Core and the FAX Accelerator Module. The CPU Core is designed for general purpose computations and system control functions. The FAX Accelerator Module is used to perform the DSI primitives needed in Voice Band Modems. The NS32FX16 also incorporates a 384-byte Memory Array as a shared resource for both the CPU core and the FAX Accelerator Module. These features make the NS32FX16 an optimal solution for applications in which both general purpose and DSP computations are needed. Such applications include FAX Modems, Voice Compression, and Voice Mail systems.

The NS32FX16 is software-compatible with all other CPUs in the family. The device incorporates all of National's Embedded System Processor advanced architectural features, with the exception of the virtual memory capability.

Brief descriptions of the NS32FX16 features that are shared with other members of the family are provided below:

Powerful Addressing Modes. Nine addressing modes available to all instructions are included to access data structures efficiently.

Data Types. The architecture provides for numerous data types, such as byte, word, doubleword, and BCD, which may be arranged into a wide variety of data structures.

Symmetric Instruction Set. While avoiding special case instructions that compilers can't use, National's Embedded System Processor family incorporates powerful instructions for control operations, such as array indexing and external procedure calls, which save considerable space and time for compiled code.

Memory-to-Memory Operations. National's Embedded System Processor CPUs represent two address minichunks. This means that explicit pointer can be referenced by any one of the addressing modes provided.

This powerful memory-to-memory architecture permits memory locations to be treated as registers for all useful operations. This is important for temporary operands as well as for context switching.

Large, Uniform Addressing. The NS32FX16 has 32-bit address pointers that can address up to 16 Mybytes of external memory without any segmentation; this addressing scheme provides flexible memory management without added-on expense.

Modular Software Support. Any software package for National's Embedded System Processor family can be developed independent of all other packages, without regard to individual addressing. In addition, ROM code is totally relocatable and easy to access, which allows a significant reduction in hardware and software costs.

Software Processor Concept. National's Embedded System Processor architecture allows extensions of the instruction set that can be executed by Floating Point slave processors, acting as extensions to the CPU. Current Floating Point slave processors of the Embedded System Processor family are the NS32081 and the NS32381.

To summarize, the architectural features cited above provide three primary performance advantages and characteristics:

- High-Level Language Support
- Easy Future Growth Path
- Application Flexibility

Table of Contents

1.0 PRODUCT INFORMATION	3.4.7 Internal Cycles
1.1 NS32FX16 Special Features	3.4.8 Initiated by On-Chip DMA Controller
2.0 ARCHITECTURAL DESCRIPTION	3.4.9 Slave Processor Communication
2.1 Register Set	3.4.9.1 Slave Processor Bus Cycles
2.1.1 General Purpose Registers	3.4.9.2 Slave Operand Transfer Sequences
2.1.2 Address Registers	3.6 Instruction Execution and Status
2.1.3 Processor Status Register	3.7 Exception Processing
2.1.4 Configuration Register	3.7.1 Exception Acknowledge Sequence
2.2 Memory Organization	3.7.2 Returning from an Exception Service Procedure
2.2.1 Addressing Mapping	3.7.3 Maskable Interrupts
2.2.2 Dedicated Tables	3.7.3.1 Non-Vectorized Mode
2.3 Instruction Set	3.7.3.2 Vectorized Mode: Non-Cascaded Case
2.3.1 General Instruction Format	3.7.4 Non-maskable Interrupt
2.3.2 Addressing Modes	3.7.5 Traps
2.3.3 Instruction Set Summary	3.7.6 Instruction Tracing
2.4 Graphics Support	3.7.7 Priority Among Exceptions
2.4.1 Frame Buffer Addressing	3.7.8 Exception Acknowledge Sequences: Detail Flow
2.4.2 BitBLT Fundamentals	3.7.8.1 Maskable/Non-Maskable Interrupt Sequence
2.4.2.1 Frame Buffer Architecture	3.7.8.2 Trap Sequence: Traps Other Than Trace
2.4.2.2 Bit Alignment	3.8 Slave Processor Instructions
2.4.2.3 Block Boundaries and Destination Masks	3.8.1 Slave Processor Protocol
2.4.2.4 BitBLT Directions	3.8.2 Floating-Point Instructions
2.4.2.5 BitBLT Variations	
2.4.3 Graphics Support Instructions ³	
2.4.3.1 BitBLT (Bit-Aligned Block Transfer)	
2.4.3.2 Pattern Fill	
2.4.3.3 Data Compression, Expansion and Magnify	
2.4.3.3.1 Magnifying Compressed Data	
2.5 FAX Accelerator Module	4.0 DEVICE SPECIFICATIONS
2.5.1 FAM Operations	4.1 Pin Descriptions
2.5.1.1 Complex Number Representation	4.1.1 Supplies
2.5.1.2 Mac Operation	4.1.2 Input Signals
2.5.1.3 Instruction Set	4.1.3 Output Signals
2.5.1.4 Circular Buffers	4.1.4 Input/Output Signals
2.5.1.5 Performance Considerations	4.2 Absolute Maximum Ratings
2.5.2 FAM Registers and RAM Array	4.3 Electrical Characteristics
2.5.2.1 RAM Coefficient Array C[0]C[95]	4.4 Switching Characteristics
2.5.2.2 Multiplier Input Register Y	4.4.1 Definitions
2.5.2.3 Accumulator A	4.4.2 Timing Tables
2.5.2.4 Data Pointer DPTR	4.4.2.1 Output Signals: Internal Propagation Delays, NS32FX16-15, NS32FX16-20 and NS32FX16-25
2.5.2.5 Coefficient Memory Vector Pointer CPTH	
2.5.2.6 Control Register CTL	
2.5.2.7 Status Register ST	
3.0 FUNCTIONAL DESCRIPTION	Appendix A: Instruction Formats
3.1 Power and Grounding	Appendix B: NS32FX16 Instruction Timing
3.2 Clocking	B.1 Introduction
3.2.1 Power Save Mode	B.2 Assumptions
3.2.2 Resolving	B.2.1 Definitions
3.2.3 Bus Cycles	B.2.2 Interpreting the Table
3.2.4 Basic Read and Write Cycles	B.2.3 Calculating the Effects of Shift Values
3.2.5 Data Access Sequences	B.2.4 Calculating the Effects of Wait States
3.2.6 Bus Accesses	B.3 NS32FX16 General Instruction Timing
3.2.7 Field Accesses	B.3.1 Assumptions
3.2.8 Extending Multiple Accesses	B.3.2 Definitions
3.2.9 Instruction Fetches	B.3.3 Calculation of Total Execution Time (TEX)
3.2.10 Interrupt Control Cycles	B.3.4 Notes on Table Use
3.3 Power Save Mode	B.3.5 Example of Table Usage
3.3.1 Bus Status	B.3.6 NS32FX16 Floating-Point Execution Times
3.3.2 Cycle Extension	B.4 FAX Accelerator Module Performance
3.3.3 Data Access Sequences	B.4.1 Assumptions
3.3.4 Bus Accesses	B.4.2 Definitions
3.3.5 Extending Multiple Accesses	B.4.3 FAM Performance in Clock Cycles
3.3.6 Instruction Fetches	
3.3.7 Interrupt Control Cycles	

NS32FX16 Internal CPU Core Registers	2-1
Processor Status Register (PSR)	2-2
Configuration Register (CFG)	2-3
Module Descriptor Format	2-4
A Sample Link Table	2-5
General Instruction Format	2-6
Index/Byte Format	2-7
Displacement Encoding	2-8
Correspondence between Linear and Cartesian Addressing	2-9
32-Pixel by 32-Scan Line Frame Buffer	2-10
Overlapping BI/LT Blocks	2-11
BITWT Instructions Format	2-12
BI/LT Instruction Format	2-13
MOVMPF Instruction Format	2-14
MOVMPF Instruction Format	2-15
TBITS Instruction Format	2-16
SBITS Instruction Format	2-17
SJLTPS Instruction Format	2-18
Bus Activity for a Simple BI/LT Operation	2-19
FAX Accelerator Module Block Diagram	2-20
Memory Organization of a Complex Vector	2-21
Power and Ground Connections	2-22
Crystal Interconnections - 30 MHz	3-1(a)
Crystal Interconnections - 40 MHz, 50 MHz	3-2(b)
Recommended Reset Connections	3-3
General Reset Timing	3-4
Power-on Reset Requirements	3-5
Bus Connections	3-6
Oil-Chip Read Cycle Timing	3-7
Oil-Chip Write Cycle Timing	3-7
Extension of an Oil-Chip Read Cycle	3-8
Memory Interface	3-9
On-Chip Read Cycle	3-10
On-Chip Write Cycle	3-11(a)
DMAC Initiated Bus Cycle	3-11(b)
System Connection Diagram with the NS32081 FPU	3-12
System Connection Diagram with the NS32381 FPU	3-13(a)
Slave Processor Read Cycle	3-13(b)
Slave Processor Write Cycle	3-14
IOID Timing, Bus Initially Idle	3-15
HOLD Timing, Bus Initially Not Idle	3-16
Interrupt Dispatch and Cascade Tables	3-17
Exception Acknowledge Sequence	3-18
Return from Trap (RETT) Instruction Flow	3-19
Return from Interrupt (RETI) Instruction Flow	3-20
Interrupt Control Unit Connections (16 Levels)	3-21
Cascaded Interrupt Control Unit Connections	3-22
Service Sequence	3-23
Slave Processor Protocol	3-24
Slave Processor Status Word Format	3-25
Connection Diagram	3-26
Timing Specifications Standard (Signal Valid After Clock Edge)	4-1
Timing Specifications Standard (Signal Valid Before Clock Edge)	4-2
Read Cycle	4-3
Write Cycle	4-4
Oil-Chip and On-Chip Read Cycles	4-5
DMAC Initiated Bus Cycle	4-7

8.4 FAX ACCELERATOR MODULE PERFORMANCE

REVIEW

The FAM instruction execution starts with the CPU core writing to the CTR register. The execution interval is counted from T3 of this transaction until all the results are ready either in the Accumulator or in the Coefficient array.

B.4.2 Definitions
N Number of elements in complex vector
TFAM Number of clock cycles to execute the instruction

FAM instrucción	IFAM
VCMAD	9 · (N · 8)
VCMUL	9 · (N · 8)
VCMAC	6 · (N · 8)
VCMAG	5 · (N · 8)

Index B: NS32FX16 Instruction Timing (Continued)

6 NS32081 Floating-Point Execution Times
following section gives execution timing information for Floating-Point Instructions. Some additional timing sections are used, as given below:

The floating-point operation length.

Standard Floating (32 bits): $T_1 = 2$

Long Floating (64 bits): $T_1 = 2$

The time required to transfer 32 bits of a floating-point value to or from the NS32081 Floating-Point Unit.

$T_1 = 4$ always

The time required to transfer an integer value to or from the NS32081 Floating-Point Unit.

Byte: $T_1 = 2$

Word: $T_1 = 2$

Double-word: $T_1 = 4$

TABLE B-8. Floating-Point Instruction Execution Times

EMONIC	CASE	TEA	TOPD	TOP1	T1	T1	TCY
<i>M</i>	<i>AMR</i>	2	21	-	-	21	23
	<i>MRB</i>	-	-	-	-	27	
	<i>AMR</i>	1	-	-	1	23	
	<i>MRB</i>	-	-	-	1	27	
<i>N, SUBI</i>	<i>AMR</i>	2	31	-	-	31	
	<i>MRB</i>	-	-	-	-	74	
	<i>AMR</i>	1	-	-	1	70	
	<i>MRB</i>	1	21	-	-	21	70
<i>R</i>	<i>AMR</i>	2	31	-	-	31	30+14 ^f
	<i>MRB</i>	-	-	-	-	34+14 ^f	
	<i>AMR</i>	1	-	-	1	30+14 ^f	
	<i>MRB</i>	1	-	-	1	30+14 ^f	
<i>S, NEG1</i>	<i>AMR</i>	1	21	-	-	21	30+14 ^f
	<i>MRB</i>	2	31	-	-	31	55+30 ^f
<i>U</i>	<i>AMR</i>	1	-	-	1	59+30 ^f	
	<i>MRB</i>	1	-	-	1	55+30 ^f	
<i>V, NEG1</i>	<i>AMR</i>	1	21	-	-	21	55+30 ^f
	<i>MRB</i>	1	21	-	-	21	20
<i>W</i>	<i>AMR</i>	1	-	-	1	24	
	<i>MRB</i>	1	-	-	1	24	
<i>X, F</i>	<i>AMR</i>	1	-	-	1	24	
	<i>MRB</i>	1	-	-	1	24	
<i>Y</i>	<i>AMR</i>	1	-	-	1	24	
	<i>MRB</i>	1	-	-	1	24	
<i>Z, F</i>	<i>AMR</i>	1	-	-	1	24	
	<i>MRB</i>	1	-	-	1	24	
<i>FL</i>	<i>AMR</i>	1	-	-	1	24	
	<i>MRB</i>	1	-	-	1	24	
<i>MDS, TRUNC</i>	<i>AMR</i>	1	-	-	1	22	
	<i>MRB</i>	1	-	-	1	22	
<i>ORF</i>	<i>AMR</i>	1	-	-	1	26	
	<i>MRB</i>	1	-	-	1	26	
<i>R</i>	<i>AMR</i>	1	-	-	1	26	
	<i>MRB</i>	1	-	-	1	26	

List of Tables

HOLD Acknowledge (Bus Initially Not Idle).....	4-9
HOLD ACKNOWLEDGE (Bus Initially Idle).....	4-10
Slave Processor Write Timing.....	4-11
Slave Processor Read Timing.....	4-12
SJIC Timing.....	4-13
Relationship of PFS to Clock Cycles.....	4-14
Interlocked Bus Cycle.....	4-15
Clock Waveforms.....	4-16
Power-On Reset.....	4-17
Non-Power-On Reset.....	4-18
NMI Interrupt Signal Timing.....	4-19
INT# Interrupt Signal Detection.....	
NS32FX16 Addressing Modes	2-1
NS32FX16 Instruction Set Summary	2-2
'op' and 'i' Field Encoding.....	2-3
FAX Accelerator Instruction Set Summary	2-4
Circular Buffer Size.....	2-5
FAM Register Address Map.....	2-6
External Oscillator Specifications.....	3-1
Bus Cycle Categories.....	3-2
Access Sequences.....	3-3
Interrupt Sequences.....	3-4
Floating-Point Instruction Protocols	3-5
Average Execution Time.....	B-1
Shift > B.....	B-2
Average Execution with Wait States.....	B-3
Instruction Timing Parameters.....	B-4
Floating-Point Instruction Execution Times	B-5

List of Illustrations (Continued)

1.0 PRODUCT INFORMATION

1.1 NS32FX16 SPECIAL FEATURES

In addition to the above National Embedded System Processor features, the NS32FX16 provides features that make the device extremely attractive for a wide range of applications where Digital Signal Processing, graphics support, low chip count, and low power consumption are required.

The most relevant of those features are the enhanced Digital Signal Processing performance, which makes the chip very attractive for usage in facsimile, and the graphics support capabilities, that can be used in applications such as printers, CRT terminals, and other varieties of display systems, where text and graphics are to be handled.

Graphics support is provided by eighteen instructions that allow operations such as BitBLT, data compression/expansion, fills, and line drawing, to be performed very efficiently. In addition, the device can be easily interfaced to an external BitBLT Processing Unit (GPU) for high BitBLT performance.

The NS32FX16 allows systems to be built with a relatively small amount of random logic. With the external DMA support, the bus can be highly optimized to allow simple interfacing to a large variety of RAMs and peripheral devices. All the eleven bus access signals and clock signals are generated on-chip. The cycle extension logic is also incorporated on-chip. The device is fabricated in a low-power, double metal, CMOS technology. It also includes a power-save feature that allows the clock to be slowed down under software control, thus minimizing the power consumption. This feature can be used in those applications where power saving during periods of low performance demand is highly desirable.

The bus characteristics and the power save feature are described in the "Functional Description" section. A description of the FAX Accelerator Module is provided in Section 25. A general overview of BitBLT operations and a description of the graphics support instructions is provided in Section 24. Details on all the NS32FX16 Instructions can be found in the NS32CG16 Printer Display Processor Programmer's Reference Supplement and the related NS32CG16 supplement. Below is a summary of the instructions that are directly applicable to graphics along with their intended use.

Instruction


Application

MOVMP
Test Bit String will measure the length of 1's or 0's in an image, supporting many data compression methods (FLIT, TOTS may also be used to test for boundaries of images.

Instruction	Application
SBITS	Set Bit String is a very fast instruction for filling objects, outline characters and drawing horizontal lines. The SBITS and SDITS instructions support the CCITT standard for compression/decompression algorithms used by Group 3 and Group 4 facsimile machines.
SDITS	Set Bit Perpendicular String is a very fast instruction for drawing vertical, horizontal and 45° lines. In printing applications SBITS and SDITS may be used to express portrait and landscape respectively from the same compressed font data. The size of the character may be scaled as it is drawn.
CNT	The Bit Group of instructions enable single pixels anywhere in memory to be set, cleared, tested or inverted.
TBT	
BIT	
INDEX	The INDEX instruction combines a multiply-add sequence into a single instruction. This provides a fast translation of an X-Y address to a pixel relative address.
2.0 Architectural Description	
2.1 REGISTER SET	
	The NS32FX16 CPU core has 17 internal registers grouped according to function as follows: 8 general purpose, 7 address, 1 processor status and 1 configuration. Figure 2-1 shows the NS32FX16 internal registers of the CPU core.
	Besides the CPU core registers, the NS32FX16 also has 6 registers, FAX Accelerators and 304 byte RAM which can be accessed as memory-mapped I/O. Refer to section 2.5 for more details.

→ Address → 32 Bits →

General Purpose
→ 32 Bits →



Appendix B: NS32FX16 Instruction Timing (Continued)

TABLE B-4. Instruction Timing Parameters

HENOMIC	TEA	TOPB	TOPW	TOPD	TOPI	TCV	L	NOTES
HSI	2	-	-	-	2	9/8	-	src <0>src> = 0
CIB	1	-	-	-	2	16/15%21	-	<M>, no branch/branch
CIS	-	-	-	-	-	18/17%21	-	<R>, no branch/branch
DX	2/110	-	-	-	-	31/10	34/4	<M><M><R>
DXC	-	2/110	-	-	-	31/10	34/4	<M><M><R>
IDP	-	2	-	-	-	-	3	16/18
IDG	110	-	-	-	-	2/0	6/4	<M><R>
JDD	2/1	-	-	-	-	1/0	2/3	<M><R>
JDI	1	-	-	-	-	-	6	<M><M><R>
NDI	2/110	-	-	-	-	31/10	34/4	<M><M><R>
SH	2	-	1	-	-	2	14/45	-
Iord	-	-	-	-	-	-	7/6%10	no branch/branch
IGC	2/110	-	-	-	-	31/10	34/4	<M><M><R>
ICPSRB	1	-	1	-	-	-	18%22	-
ICPSRW	1	-	1	-	-	-	30%24	-
ISPSRB	-	-	-	-	-	18%22	-	
ISPSRW	1	-	-	-	-	30%24	-	
IP	-	-	-	4	3	-	4%0	-
IR	1	-	-	-	-	-	6%16	-
ISH	-	-	-	-	-	-	4%9	-
JSEI	1	-	-	-	-	-	15/7	<M><R>
DTS	2/1	2/0	-	-	-	1	15/7	-
DTB	2/1	2/0	-	-	-	1	15/7	<M><R>
HECK	2	-	-	-	-	3	7/10/11	-
MPi	2/110	-	-	-	-	2/1/0	3	<M><M><R>
MPM	2	-	-	-	-	2%n	9/n+24	n = # of elements in block
MITQ	1/0	-	-	-	-	1/0	3	<M><R>
MPSJ	-	n	-	-	-	2^n	35/n+53	n = # of elements, not Translated
MPSJ	-	-	-	-	-	-	-	Translated
MRST	-	-	-	-	-	-	-	
OF	2	-	-	-	-	2	7	-
OP	2	-	-	-	-	1	16%21	-
RP	-	-	-	3	4	-	-	
RFD	1	-	-	3	3	-	13%18	-
EU	2/1	-	-	-	5/1	38/01	16	<M><R>
UA	-	-	-	-	-	3%7	-	
UVT	2	-	-	-	-	3	58/68	16
NTER	-	-	-	n+1	4/n+18	n = # of general registers saved	-	
XIT	-	-	-	n+1	5/n+17	n = # of general registers restored	-	
XII	2	-	-	-	1	19/29	-	held in memory
XIS	2	-	-	-	1	17/51	-	held in register
ESG	2	-	-	-	1	26/36	-	
LAG	-	0/4	0/3	-	1	24/28	24	no trap/trap
IDI	2/1	2/0	-	-	1	17/19	-	<M><R>
IDEX	2	-	-	-	-	25	16	-

2.0 Architectural Description (Continued)

2.1.1 General Purpose Registers

There are eight registers (R0-R7) used for satisfying the high speed general storage requirements, such as holding temporary variables and addresses. The general purpose registers are free for any use by the programmer. They are 32 bits in length. If a general purpose register is specified for an operand that is 8 or 16 bits long, only the low pair of the register is used; the high part is not balanced or modified.

2.1.2 Address Registers

The seven address registers are used by the processor to implement specific address functions. Except for the MOD register that is 16 bits wide, all the others are 32 bits. A description of the address registers follows.

PC—Program Counter. The PC register is a pointer to the first byte of the instruction currently being executed. The PC is used to reference memory in the program section.

SP0—Stack Pointer. The SP0 register points to the lowest address of the last item stored on the INTERRUPT STACK. This stack is normally used only by the operating system. It is used primarily for storing temporary data, and holding return information for operating system subroutines and interrupt and trap service routines. The SP1 register points to the lowest address of the last item stored on the USER STACK. This stack is used by normal user programs to hold temporary data and subroutine return information.

When a reference is made to the selected Stack Pointer (see PSR S-bit), the term SP Register or SP are used. SP refers to either SP0 or SP1, depending on the setting of the S bit in the PSR register. If the S bit in the PSR is 0, SP refers to SP0. If the S bit in the PSR is 1, then SP refers to SP1.

Stacks. In the Series 32000 family grow downward in memory. A Push operation increments the Stack Pointer by the operand length. A Pop operation post-increments the Stack Pointer by the operand length.

FP—Frame Pointer. The FP register is used by a procedure to access parameters and local variables on the stack. The FP register is set up on procedure entry with the ENTER instruction and restored on procedure termination with the EXIT instruction.

SB—Static Base. The SB register points to the global variables of a software module. This register is used to support relocatable global variables for software modules. The SB register holds the lowest address in memory occupied by the global variables of a module.

INTBASE—Interrupt Base. The INTBASE register holds the address of the dispatch table for interrupts and traps (Section 3.7.1).

MOD—Module.

The MOD register holds the address of the module descriptor of the currently executing software module. The MOD register is 16 bits long; therefore the module table must be contained within the first 64 Kbytes of memory.

2.1.3 Processor Status Register

The Processor Status Register (PSR) holds status information for the microprocessor. The PSR is sixteen bits long, divided into two eight-bit halves. The low order eight bits are accessible to all programs, but the high order eight bits are accessible only to programs executing in Supervisor Mode.




FIGURE 2-2. Processor Status Register (PSR)

C The C bit indicates that a carry or borrow occurred after an addition or subtraction instruction. It can be used with the ADDC and SUBC instructions to implement multiple precision integer arithmetic calculations. It may have a setting of 0 (no carry or borrow) or 1 (carry or borrow).

L The T bit causes program tracing. If this bit is set to 1, a TRC trap is executed after every instruction (Section 3.7.6). The L bit is altered by comparison instructions. In a comparison instruction the L bit is set to 1 if the second operand is less than the first operand when both operands are interpreted as unsigned integers. Otherwise, it is set to 0. In floating-point comparisons, this bit is always cleared.

J Reserved for use by the CPU. The F bit is a general condition flag, which is altered by many instructions (e.g., integer arithmetic instructions) to indicate overflow.

Z The Z bit is altered by comparison instructions. In a comparison instruction, the Z bit is set to 1 if the second operand is equal to the first operand; otherwise it is set to 0.

N The N bit is altered by comparison instructions. In a comparison instruction the N bit is set to 1 if the second operand is less than the first operand, when both operands are interpreted as signed integers. Otherwise, it is set to 0.

U If the U bit is "1", no privileged instructions may be executed. If the U bit is "0", then all instructions, may be executed. When U = 0 the processor is said to be in Supervisor Mode, when U = 1 the processor is said to be in User Mode. A User Mode program is restricted from executing certain instructions and accessing certain registers which could interfere with the operating system. For example, a User Mode program is prevented from changing the setting of the flag used to indicate its own privilege mode.

2.2 MEMORY ORGANIZATION

A Supervisor Mode program is assumed to be a trusted part of the operating system, hence it has no such restrictions.

The S bit specifies whether the SPO register or SP1 register is used as the Stack Pointer. The bit is automatically cleared on interrupts and traps. It may have a setting of 0 (use the SPO register) or 1 (use the SP1 register).

The P bit prevents a TRC trap from occurring more than once for an instruction (Section 3.7.6). It may have a setting of 0 (no trace pending) or 1 (trace pending).

If 1, then all interrupts will be accepted. If 0, only the NMI interrupt is accepted. Trap enables are not affected by this bit.

Reserved for use by the CPU. This bit is set to 1 during the execution of the EXBLT instruction and causes the DPU signal to become active. Upon reset, B is set to zero and the DPU signal is set high.

Note: When an interrupt is acknowledged, the D, I, PS, and U bits are set to zero and the BPU signal is set high. A return from interrupt will restore the original value from the copy of the PSR register saved in the interrupt stack.

If BBLT (B8) instructions are executed in an interrupt routine, the PSR bits J and K must be cleared first.

2.1.4 Configuration Register

The Configuration Register (CFG) is 8 bits wide, of which 4 bits are implemented. The implemented bits enable various operating modes for the CPU, including execution of floating-point instructions, processing of exceptions and selection of clock scaling factor. CFG is programmed by the SETCFG instruction. The format of CFG is shown in Figure 2-3. The various control bits are described below.

7	RES	C	M	F	I	0
---	-----	---	---	---	---	---

FIGURE 2-3. Configuration Register (CFG)

I Interrupt vectoring. This bit controls whether maskable interrupts are handled in nonvectored ($I = 0$) or vectored ($I = 1$) mode. Refer to Section 3.7.3 for more information.

F Floating-point instruction set. This bit indicates whether a floating-point unit (FPU) is present to execute floating-point instructions. If this bit is 0 when the CPU executes a floating-point instruction, a Trap (UND) occurs. If this bit is 1, then the CPU transfers the instruction and any necessary operands to the FPU using the slave-processor protocol described in Section 3.8.1.

M Clock scaling. This bit is used in conjunction with the C bit to select the clock scaling factor.

C Clock scaling. Same as the M bit above. Refer to Section 3.2.1 on "Power Save Mode" for details.

B.3.3 Calculation of Total Execution Time (TEX)

The NS2FX16's external address space is a uniform 16 bytes (24-bit address) linear address space. Memory locations are numbered sequentially starting at zero and ending at 254 - 1. The number specifying a memory location is called an address. The contents of each memory location is a byte consisting of eight bits.

Unless otherwise noted, diagrams in this document show data stored in memory with the lowest address on the right and the highest address on the left. Also, when data is shown vertically, the lowest address is at the top of the diagram and the highest address at the bottom of the diagram. When bits are numbered in a diagram, the least significant bit is given the number zero and is shown at the right of the diagram. Bits are numbered in increasing significance and toward the left.



In the L column, multiply the entry by the operation length in bytes (1, 2, or 4). In the TCY column, special notations sometimes appear:

n1 * n2 means n1 minimum, n2 maximum. n1 % n2 means that the instruction flushes the instruction queue after n1 clock cycles and subsequently fetches the next instruction. The value n2, indicating the total number of clock cycles in internally executing the instruction (including n1), is not generally used. The most accurate technique for determining such timing depends on the size and alignment of the basic instruction portion of the next instruction, plus index bytes. If this portion can be read in one memory cycle, then the execution time is n1 + 10 (including the memory cycle). If more memory cycles are required, the value is n1 * 5 + 10, where m is the number of memory cycles required.

In the Notes column, notations held within angle brackets <> indicate alternatives in the form of the instruction which affect the execution time. A table entry which is affected by the form of the instruction may have multiple values, separated by slashes, corresponding to the alternatives. The notations are:

Double Word at Address A						
Word at Address						
31	24	23	16	15	0	7

Double Word at Address A						
Word at Address						
31	24	23	16	15	0	7

Double Word at Address A						
Word at Address						
31	24	23	16	15	0	7

Two contiguous words are called a double-word. Except where noted, the least significant word of a double-word is stored at the lowest address and the most significant word of the double-word is stored at the address two higher. In memory, the address of a double-word is the address of its least significant byte, and a double-word may start at any address.

Although memory is addressed as bytes, it is actually organized as words. Therefore, words and double-words that are aligned to start at even addresses (multiples of two) are accessed more quickly than words and double-words that are not so aligned.

B.3.5 Example of Table Usage

Calculate TEX for the instruction: CMPW #0, TOS.

Operand A is in a register; Operand B is in memory. The table values must be used corresponding to the <M> case as given in the Notes column (a.k.a., masking "anything to memory").

Only the TEA, TOPI, and TCY columns have values assigned for the CMP instruction; therefore, they are the only ones that need to be calculated to find TEX. The blank columns are irrelevant to this instruction.

The TEA column contains 2 for the <M> case. This means that effective address times have to be calculated for both operands. (For the <M> case, the Register operand requires no TEA time; therefore, only the Memory operand TEA is necessary.) From the equations:

$$\text{TEA}[\text{Register mode}] = 2.$$

$$\text{Total TEA} = 2 + 2 = 4.$$

$$\text{TOPI}[\text{Word, TOS}] = \text{TOPW} = 3 \text{ (assuming aligned, no waits)}$$

$$\text{Total TOPI} = 3$$

TCY is the time required for internal operation within the CPU. The TCY value for this case is 3.

$$\text{TOPi}[\text{Word, TOS}] = \text{TOPW} = 3 \text{ (assuming aligned, no waits)}$$

$$\text{Total TOPi} = 3$$

$$\text{TCY} = \text{TEA} + \text{TOPI} + \text{TCY} = 4 + 3 + 3 = 10 \text{ machine cycles.}$$

If the CPU is running at 15 MHz, then a machine cycle (clock cycle) is 66 ns. Therefore, this instruction takes 10 * 66 ns, or 660 ns to execute.

B.3.4 Notes on Table Use

1) Find the desired instruction in the table.

2) Calculate the values of TEA, TOPI, etc., using the numbers in the table and the equations given on the preceding page.

3) The result derived by adding together these values is the execution time (TEX) in clock cycles.

4) The result derived by adding together these values is the execution time (TEX) in clock cycles.

5) The result derived by adding together these values is the execution time (TEX) in clock cycles.

6) The result derived by adding together these values is the execution time (TEX) in clock cycles.

7) The result derived by adding together these values is the execution time (TEX) in clock cycles.

8) The result derived by adding together these values is the execution time (TEX) in clock cycles.

9) The result derived by adding together these values is the execution time (TEX) in clock cycles.

10) The result derived by adding together these values is the execution time (TEX) in clock cycles.

11) The result derived by adding together these values is the execution time (TEX) in clock cycles.

12) The result derived by adding together these values is the execution time (TEX) in clock cycles.

13) The result derived by adding together these values is the execution time (TEX) in clock cycles.

14) The result derived by adding together these values is the execution time (TEX) in clock cycles.

15) The result derived by adding together these values is the execution time (TEX) in clock cycles.

16) The result derived by adding together these values is the execution time (TEX) in clock cycles.

17) The result derived by adding together these values is the execution time (TEX) in clock cycles.

18) The result derived by adding together these values is the execution time (TEX) in clock cycles.

19) The result derived by adding together these values is the execution time (TEX) in clock cycles.

20) The result derived by adding together these values is the execution time (TEX) in clock cycles.

21) The result derived by adding together these values is the execution time (TEX) in clock cycles.

22) The result derived by adding together these values is the execution time (TEX) in clock cycles.

23) The result derived by adding together these values is the execution time (TEX) in clock cycles.

24) The result derived by adding together these values is the execution time (TEX) in clock cycles.

25) The result derived by adding together these values is the execution time (TEX) in clock cycles.

26) The result derived by adding together these values is the execution time (TEX) in clock cycles.

27) The result derived by adding together these values is the execution time (TEX) in clock cycles.

28) The result derived by adding together these values is the execution time (TEX) in clock cycles.

29) The result derived by adding together these values is the execution time (TEX) in clock cycles.

30) The result derived by adding together these values is the execution time (TEX) in clock cycles.

31) The result derived by adding together these values is the execution time (TEX) in clock cycles.

32) The result derived by adding together these values is the execution time (TEX) in clock cycles.

33) The result derived by adding together these values is the execution time (TEX) in clock cycles.

34) The result derived by adding together these values is the execution time (TEX) in clock cycles.

35) The result derived by adding together these values is the execution time (TEX) in clock cycles.

36) The result derived by adding together these values is the execution time (TEX) in clock cycles.

37) The result derived by adding together these values is the execution time (TEX) in clock cycles.

38) The result derived by adding together these values is the execution time (TEX) in clock cycles.

39) The result derived by adding together these values is the execution time (TEX) in clock cycles.

40) The result derived by adding together these values is the execution time (TEX) in clock cycles.

41) The result derived by adding together these values is the execution time (TEX) in clock cycles.

42) The result derived by adding together these values is the execution time (TEX) in clock cycles.

43) The result derived by adding together these values is the execution time (TEX) in clock cycles.

44) The result derived by adding together these values is the execution time (TEX) in clock cycles.

45) The result derived by adding together these values is the execution time (TEX) in clock cycles.

46) The result derived by adding together these values is the execution time (TEX) in clock cycles.

47) The result derived by adding together these values is the execution time (TEX) in clock cycles.

48) The result derived by adding together these values is the execution time (TEX) in clock cycles.

49) The result derived by adding together these values is the execution time (TEX) in clock cycles.

50) The result derived by adding together these values is the execution time (TEX) in clock cycles.

51) The result derived by adding together these values is the execution time (TEX) in clock cycles.

52) The result derived by adding together these values is the execution time (TEX) in clock cycles.

53) The result derived by adding together these values is the execution time (TEX) in clock cycles.

54) The result derived by adding together these values is the execution time (TEX) in clock cycles.

55) The result derived by adding together these values is the execution time (TEX) in clock cycles.

56) The result derived by adding together these values is the execution time (TEX) in clock cycles.

57) The result derived by adding together these values is the execution time (TEX) in clock cycles.

58) The result derived by adding together these values is the execution time (TEX) in clock cycles.

59) The result derived by adding together these values is the execution time (TEX) in clock cycles.

60) The result derived by adding together these values is the execution time (TEX) in clock cycles.

61) The result derived by adding together these values is the execution time (TEX) in clock cycles.

62) The result derived by adding together these values is the execution time (TEX) in clock cycles.

63) The result derived by adding together these values is the execution time (TEX) in clock cycles.

64) The result derived by adding together these values is the execution time (TEX) in clock cycles.

65) The result derived by adding together these values is the execution time (TEX) in clock cycles.

66) The result derived by adding together these values is the execution time (TEX) in clock cycles.

67) The result derived by adding together these values is the execution time (TEX) in clock cycles.

68) The result derived by adding together these values is the execution time (TEX) in clock cycles.

69) The result derived by adding together these values is the execution time (TEX) in clock cycles.

70) The result derived by adding together these values is the execution time (TEX) in clock cycles.

71) The result derived by adding together these values is the execution time (TEX) in clock cycles.

72) The result derived by adding together these values is the execution time (TEX) in clock cycles.

73) The result derived by adding together these values is the execution time (TEX) in clock cycles.

74) The result derived by adding together these values is the execution time (TEX) in clock cycles.

75) The result derived by adding together these values is the execution time (TEX) in clock cycles.

76) The result derived by adding together these values is the execution time (TEX) in clock cycles.

77) The result derived by adding together these values is the execution time (TEX) in clock cycles.

78) The result derived by adding together these values is the execution time (TEX) in clock cycles.

79) The result derived by adding together these values is the execution time (TEX) in clock cycles.

80) The result derived by adding together these values is the execution time (TEX) in clock cycles.

81) The result derived by adding together these values is the execution time (TEX) in clock cycles.

82) The result derived by adding together these values is the execution time (TEX) in clock cycles.

83) The result derived by adding together these values is the execution time (TEX) in clock cycles.

84) The result derived by adding together these values is the execution time (TEX) in clock cycles.

85) The result derived by adding together these values is the execution time (TEX) in clock cycles.

86) The result derived by adding together these values is the execution time (TEX) in clock cycles.

87) The result derived by adding together these values is the execution time (TEX) in clock cycles.

88) The result derived by adding together these values is the execution time (TEX) in clock cycles.

89) The result derived by adding together these values is the execution time (TEX) in clock cycles.

90) The result derived by adding together these values is the execution time (TEX) in clock cycles.

91) The result derived by adding together these values is the execution time (TEX) in clock cycles.

92) The result derived by adding together these values is the execution time (TEX) in clock cycles.

93) The result derived by adding together these values is the execution time (TEX) in clock cycles.

94) The result derived by adding together these values is the execution time (TEX) in clock cycles.

95) The result derived by adding together these values is the execution time (TEX) in clock cycles.

96) The result derived by adding together these values is the execution time (TEX) in clock cycles.

97) The result derived by adding together these values is the execution time (TEX) in clock cycles.

98) The result derived by adding together these values is the execution time (TEX) in clock cycles.

99) The result derived by adding together these values is the execution time (TEX) in clock cycles.

100) The result derived by adding together these values is the execution time (TEX) in clock cycles.

101) The result derived by adding together these values is the execution time (TEX) in clock cycles.

102) The result derived by adding together these values is the execution time (TEX) in clock cycles.

103) The result derived by adding together these values is the execution time (TEX) in clock cycles.

104) The result derived by adding together these values is the execution time (TEX) in clock cycles.

105) The result derived by adding together these values is the execution time (TEX) in clock cycles.

106) The result derived by adding together these values is the execution time (TEX) in clock cycles.

107) The result derived by adding together these values is the execution time (TEX) in clock cycles.

108) The result derived by adding together these values is the execution time (TEX) in clock cycles.

109) The result derived by adding together these values is the execution time (TEX) in clock cycles.

110) The result derived by adding together these values is the execution time (TEX) in clock cycles.

111) The result derived by adding together these values is the execution time (TEX) in clock cycles.

112) The result derived by adding together these values is the execution time (TEX) in clock cycles.

113) The result derived by adding together these values is the execution time (TEX) in clock cycles.

114) The result derived by adding together these values is the execution time (TEX) in clock cycles.

115) The result derived by adding together these values is the execution time (TEX) in clock cycles.

116) The result derived by adding together these values is the execution time (TEX) in clock cycles.

117) The result derived by adding together these values is the execution time (TEX) in clock cycles.

118) The result derived by adding together these values is the execution time (TEX) in clock cycles.

119) The result derived by adding together these values is the execution time (TEX) in clock cycles.

120) The result derived by adding together these values is the execution time (TEX) in clock cycles.

121) The result derived by adding together these values is the execution time (TEX) in clock cycles.

122) The result derived by adding together these values is the execution time (TEX) in clock cycles.

123) The result derived by adding together these values is the execution time (TEX) in clock cycles.

124) The result derived by adding together these values is the execution time (TEX) in clock cycles.

125) The result derived by adding together these values is the execution time (TEX) in clock cycles.

126) The result derived by adding together these values is the execution time (TEX) in clock cycles.

127) The result derived by adding together these values is the execution time (TEX) in clock cycles.

128) The result derived by adding together these values is the execution time (TEX) in clock cycles.

129) The result derived by adding together these values is the execution time (TEX) in clock

Appendix B: NS32FX16 Instruction Timing (Continued)

B.3.2 Definitions	The time required to calculate an operand's effective address. For a Register or Immediate operand, this includes the fetch of that operand.
TOP	The time needed to read or write a memory byte.
TOPD	The time needed to read or write a memory double-word.
TOPW	The time needed to read or write a memory word.
TOPB	The time needed to read or write a memory operand, where the operand size is given by the operation length of the instruction. It is always equivalent to either TOPB, TOPW or TOPD.
TCY	Internal processing overhead. In clock cycles, derived by multiplying this value by the number of bytes in the operation length.
TOP	Equations
TOPB	If operand is in a register or is immediate then $\text{TOPB} = 0$ else $\text{TOPB} = 3$
TOPW	If operand is a register or is immediate then $\text{TOPW} = 0$ else if word-aligned (even address) then $\text{TOPW} = 3$ else $\text{TOPW} = 7$
TOPD	If operand is in a register or is immediate then $\text{TOPD} = 0$ else If word-aligned (even address) then $\text{TOPD} = 7$ else $\text{TOPD} = 11$
TOP	If operand is in a register or is immediate then $\text{TOP} = 0$ else if word then $\text{TOP} = \text{TOPB}$ else if = word then $\text{TOP} = \text{TOPW}$ else if = double-word then $\text{TOP} = \text{TOPD}$
TCY	$\text{TCY} = 1$ If (operation length) a byte then $\text{TCY} = 1$ else if = word then $\text{TCY} = 2$ else if = double-word then $\text{TCY} = 4$
TEA	If REGISTER addressing then $\text{TEA} = 2$ If IMMEDIATE or ABSOLUTE addressing then $\text{TEA} = 4$ If REGISTER RELATIVE or MEMORY SPACE addressing then $\text{TEA} = 5$ If MEMORY RELATIVE addressing then $\text{TEA} = 7 + \text{TOPD}$ If TOP OF STACK addressing then If access class = write then $\text{TEA} = 4$ If access class = read then $\text{TEA} = 2$ else $\text{TEA} = 3$
TEA	If EXTERNAL addressing then $\text{TEA} = 11 + 2 * \text{TOPD}$ If SCALED INDEXED addressing then $\text{TEA} = \text{TEI} + \text{TE2}$ where TEI depends on scale factor: If byte indexing $\text{TEI} = 5$ If word indexing $\text{TEI} = 7$ If quad word indexing $\text{TEI} = 8$ If double word indexing $\text{TEI} = 10$
TEA	and $\text{TE2} = \text{TEA}$ of the basemode except: If basemode is REGISTER then $\text{TE2} = 5$ If basemode is TOP OF STACK then $\text{TE2} = 4$

2.0 Architectural Description (Continued)

2.2.1 Addressing Mapping

Besides addressing the 16-Mbyte (24-bit address) external memory space, the NS32FX16 can also address 4 Chbytes (32-bit address) of its on-chip memory space (see Figure 2-4). However, the upper 8 address bits are not issued to the memory or I/O outside the microprocessor. They are used only on-chip to access memory-mapped I/O (RAM and registers). This I/O is mapped in the FFFF0000-FFFFFFF (hex) address range, which is part of the dedicated Address Space defined for National's Embedded System Processor architecture. The address space FFFF0000-FFFFDFFF (hex) is dedicated for the FAX Accelerator.

When accessing external memory, the address bits 24 to 31 (available on-chip only) should be kept zero.




FIGURE 2-4. NS32FX16 Memory Organization

FIGURE 2-5. Module Descriptor Format

The Link Table Address points to the Link Table for the currently running module. The Link Table provides the information needed for:

- 1) Sharing variables between modules. Such variables are accessed through the Link Table via the External addressing mode.
- 2) Transferring control from one module to another. This is done via the Call External Procedure (CEP) instruction.

The format of a Link Table is given in Figure 2-6. A link Table entry for an external variable contains the 32-bit address of the variable. An entry for an external procedure contains two 16-bit fields: Module and Offset. The Module field contains the new MOD register contents for the module being entered. The Offset field is an unsigned number giving the position of the entry point relative to the new module's Program Base pointer.

For further details of the functions of those tables, see the Series 32000 Instruction Set Reference Manual.

2.2.2 Dedicated Tables
Two of the NS32FX16 dedicated registers (MOD and INITBASE) serve as pointers to dedicated tables and Cascade Tables. These are described in Section 3.7.

The MOD register contains a pointer into the Module Table, whose entries are called Module Descriptors. A Module Descriptor contains four pointers, three of which are used by the NS32FX16. The MOD register contains the address of the Module Descriptor for the currently running module. It is automatically updated by the Call External Procedure instructions (CEP and CEPD).

The format of a Module Descriptor is shown in Figure 2-5. The Static Base entry contains the address of static data assigned to the running module. It is loaded into the CPU Static Base register by the CXP and CXID instructions. The Program Base entry contains the address of the first byte of instruction code in the module. Since a module may have multiple entry points, the Program Base pointer serves only as a reference to find them.





FIGURE 2-6. A Sample Link Table



2.4 ARCHITECTURE, MEMORY SYSTEMS

2.3 INSTRUCTION SET

2.3.1 General Instruction Format

Figure 2-7 shows the general form of National's Embedded System Processor instruction. The basic instruction is one to three bytes long and contains the Opcode and up to two 5-bit General Addressing Mode ('Gen') fields. Following the Basic Instruction field is a set of optional extensions, which may appear depending on the instruction and the addressing modes selected. Index Bytes appear when either or both 'Gen' fields specify Scaled Index. In this case, the Gen field specifies only the Scale Factor (1, 2, 4 or 8), and the Index Byte specifies which General Purpose Register to use as the index, and which addressing mode calculation to perform before indexing. See Figure 2-8. Following the Index Bytes come any displacements (addressing constants) or immediate values associated with the selected addressing modes.

Each DisplImm field may contain one of two displacements, or one immediate value. The size of a displacement field is encoded within the top bits of that field, as shown in Figure 2-9, with the remaining bits interpreted as a signed (two's complement) value. The size of an immediate value is determined from the Opcode field. Both Displacement and Immediate fields are stored most-significant byte first.

Note that this is different from the memory representation of data (Section 2.2). Some instructions require additional "implied" immediates and/or displacements, apart from those associated with addressing modes. Any such extensions appear at the end of the instruction, in the order that they appear within the list of operands in the instruction definition (Section 2.3.3).




FIGURE 2-7. General Instruction Format

TABLE B-3. Average Execution with Wait States
NUMBER OF CYCLES

INSTRUCTION	NUMBER OF CYCLES
BTOR	42 + ((103 + 2 * Twaitrd) * (44 + Twaitrd)) * width
BTUXN	44 + ((107 + 2 * Twaitrd) * (44 + Twaitrd)) * width
BTUMD	45 + ((111 + 2 * Twaitrd) * (44 + Twaitrd)) * width
BTUOI	48 + ((74 + 2 * Twaitrd) * (32 + Twaitrd)) * width
BTSTOU	66 + ((170 + 2 * Twaitrd) * (60 + Twaitrd)) * width
BTWT	shift = 0, 16 + Twaitrcs + Twaitrd + Twaitwd shift = 1, 8, 28 + Twaitbl 35 + (18 + (12 + (Twaitds + Twaitrd + Twaitwd))) * width * height (no pre-read)
EXTULT	35 + (13 + (12 + (Twaitds + Twaitrd + Twaitwd))) * width * height (no pre-read)
MOVMPD	if (Twaitwr > 1) 16 + 7 * R2 + (Twaitwr - 1) * R2
TBT	else 39 + (2 * Twaitrd + 2 * Twaitwd + 2 * Twaitds)
MOVMPD, W	16 + 8 * R2 + Twaitwr * R2 (27 + Twaitrd) per bit tested
SINTP	if R2 < = 25 39 + (2 * Twaitrd + 2 * Twaitwd + 2 * Twaitds)
MOVSB	42 + (2 * Twaitrd + 2 * Twaitds)
MOVSW	8 + (34 * R2) * ((Twaitrd + Twaitwd) * R2)
MOVSD	59 + ((14 * R0) * (2 * R0 * 4) * ((Twaitwr - 1) + Twaitrd)) * R0 else 59 + ((14 * R0) * (2 * R0 * 4) * (Twaitrd + Twaitwd)) * R0 59 + ((14 * R0) * (2 * R0 * 4) * (Twaitrd + Twaitwd)) * R0 if Twaitwr > 12 59 + ((14 * R0) * (2 * R0 * 4) * ((Twaitwr - 1) + Twaitrd)) * R0 else 59 + ((14 * R0) * (2 * R0 * 4) * (Twaitrd + Twaitwd)) * R0 59 + ((10 * R0) * (2 * R0 * 8) * ((Twaitwr - 4) * 2) * (Twaitrd * 2)) * R0 else 59 + ((10 * R0) * (2 * R0 * 8) * ((Twaitrd * 2) * R0))

B.3 NS32FX16 GENERAL INSTRUCTION TIMING

B.3.1 Assumptions

The entire instruction, with all displacements and immediate operands, is assumed to be present in the instruction queue when needed. This assumption is very dependent upon the preceding instruction(s). It is ignored. This assumption tends to affect the timing estimate in an optimistic direction.

It is assumed that all memory operand transfers are completed before the next instruction begins execution. In the case of an operand of access

class (RW or memory), this is pessimistic, as the Write back occurs in parallel with the execution of the next instruction.

It is assumed that there is no overlap between the fetch of an operand and the following sequences of microcode. This is pessimistic, as the fetch of Operand A generally occurs in parallel with the effective address calculation of Operand B, and the fetch of Operand B occurs in parallel with the execution phase of the instruction.

When possible, the values of operands are taken into consideration when they affect instruction timing, and a range of times is given. Where this is not done, the worst case is assumed.

Appendix B: NS32FX16 Instruction Timing (Continued)

B.2.3 Calculating the Effects of Shift Values

The formulas in the table give the average execution time for the **BITLT**, **BITWT** instructions with a shift of 0 to 8 bits. The **BDAND**, **BDCOM**, **BITWT** instructions, however, optimize a **BITWT** and **BDFOR** instructions, however, optimize a shift of 0 bits by reading and writing only a word of the destination data (16 bits). For shifts greater than 0, they still must read and write a double-word of data (32 bits). Note that the **EXTBLT** instruction is not affected by the shift amount.

Shifts of greater than 8 bits add 1 clock per bit of shift, 8, per word of data read. For example, the **BDOR** shift of 15 bits yields the following formula:

$$42 + (107 * 44 * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width})$$

Repeating the previous example of the 10 by 50 **BDOR**:

$$45 + ((107 * 44 * (10 - 2)) * 50 + ((15 - 8) * 10 * 50)$$

Or
 $42 + (107 * 352) * 50 + (7 * 50) = 26,492$ clocks or 1.77 msec @ 15 MHz

This represents the "worst case" time for this instruction, since a shift of greater than 15 bits can be handled by moving the source and destination pointers by 2 bytes and adjusting the shift amount.

The "best case" and "average case" times for most instructions are the same, due to reading the destination data during the shifting of the source data. This parallel operation is a feature of National's Embedded System Processor.

The "best case" for the **BITWT** and **BDFOR** Instructions is a shift of zero bits. This is due to further internal optimization of these instructions, realizing that only a word of the destination data needs to be operated on if a shift of zero is specified.

Table B-2 shows the expected timing information for

2.0 Architectural Description (Continued)

2.2.4 Calculating the Effects of Wait States

Since the new NS32FX16 instructions make use of the pipelined reads and writes of National's Embedded System Processor, calculation of the effect of wait states is rather difficult. As an example, in the **MOVSI** instruction group, each wait state on read operations adds 1 clock cycle per read bus access. Each wait state on write operations subtracts 1 clock cycle per write bus access from the TCY of the instruction, since updating the pointers occurs in parallel with the write operation. This means that wait states can be added to write cycles without changing the execution time of the instruction, up to a maximum of 13 wait states on writes for **MOVSB** and **MOVSW**, and 4 wait states on writes for **MOVSD**. At zero wait states, a **MOVSD** of 1,056,000 bytes (264,000 double words) executes in:

$$30 + (10 * 264,000) + (2 * 264,000 * 8)$$

Or
 $30 + 2,640,000 + 4,224,000 = 6,864,000$ clocks or 458 msec @ 15 MHz

With two wait states on read and write (**Twaitrd** = 2 and **Twaitwr** = 2) — see Table B-3 — the time becomes:

$$30 + (10 * 264,000) + (2 * 264,000 * 8) + 0 + (2 * 2)$$

Or
 $30 + 2,640,000 + 4,224,000 + 1,056,000 = 7,920,000$ clocks or 528 msec @ 15 MHz

Instructions that have shift amounts, such as **BDOR**, **BDXR**, **BRND**, **BDFOR** and **BITWT**, make use of the parallel nature of National's Embedded System Processor by doing the actual shift during the reading of the double-word destination data. This means that all instructions are able to shift higher, without impacting the overall time. For example, the total execution time for a **BDOR** operation, shifting 8 bits with 2 wait states on read operations, is the same execution time as for a **BDOR** operation shift by 12 bits. This is because a wait-state read takes 4 clock cycles longer than a no-wait-state double-word read does. Note that this effect is not valid for more than 4 wait states, because at 4 wait states all possible shift values (0 - 15) are "hidden" during the destination read.

Note that in Table B-3, **Twaitld** refers to the reading of the Source data, or of the table data used for a particular instruction. **Twaitrd** refers to the reading of the Destination data, or of the data on which it is operated. Table B-3 shows the expected timing of instructions with wait states. Again, this is the average execution time, using a shift of eight (where applicable).

Twaitbl is equal to $(T\text{waitld} + 2 * T\text{waitrd} + 2 * T\text{waitwr})$. This represents one **BDLT** transition, which makes the following equations easier.

FIGURE 2-8. Index Byte Format




FIGURE 2-9. Displacement Encodings

2.2.2 Addressing Modes

The NS32FX16 CPU generally accesses an operand by calculating its Effective Address based on information available when the operand is to be accessed. The method to be used in performing this calculation is specified by the programmer as an "addressing mode".

Addressing modes in the NS32FX16 are designed to optimally support high-level language accesses to variables. In nearly all cases, a variable access requires

only one addressing mode, within the instruction that acts upon that variable. Extraneous data movement is therefore minimized.

NS32FX16 Addressing Modes fall into two basic types: Register: The operand is available in one of the eight General Purpose Registers. In certain Slave Processor instructions, an auxiliary set of eight registers may be referenced instead.

Register Relative: A General Purpose Register contains an address to which is added a displacement value from the instruction, yielding the Effective Address of the operand in memory.

Memory Space: Identical to Register Relative above, except that the register used is one of the dedicated registers PC, SP, SB or FP. These registers point to data areas generally needed by high-level languages.

Memory Relative: A pointer variable is found within the memory space pointed to by the SP, SB or FP register. A displacement is added to that pointer to generate the Effective Address of the operand.

Immediate: The operand is encoded within the instruction. This addressing mode is not allowed if the operand is to be written.

Absolute: The address of the operand is specified by a displacement held in the instruction.

External: A pointer value is read from a specified entry of the current link table. To this pointer value is added a displacement, yielding the Effective Address of the operand.

Top of Stack: The currently-selected Stack Pointer (SP) or SP1 specifies the location of the operand. The operand is pushed or popped, depending on whether it is written or read.

Scaled Index: Although encoded as an addressing mode, Scaled Indexing is an option on any addressing mode except Immediate or another Scaled Index. It has the effect of calculating an Effective Address, then multiplying any General Purpose Register by 1, 2, 4 or 8 and adding into the total, yielding the final Effective Address of the operand.

Table 2-1 is a brief summary of the addressing modes. For a complete description of their actions, see the *Series 23000 Instruction Set Reference Manual*.

In addition to the general modes, Register-Indirect with auto-increment/decrement and words or pitch are available on several of the graphics instructions.

BBSTOQ
 $66 + (170 * 60 * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width} * \text{height})$
 $45 + (111 * 44 * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width} * \text{height})$
 $48 + (74 * 32 * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width} * \text{height})$
 $66 + (170 * 60 * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width} * \text{height})$
 $28 + (\text{shift} - 8) * \text{width} * \text{height}$
 $35 + (17 * 13 * \text{width} * \text{height} * (\text{width} - 2)) * \text{height} + ((\text{shift} - 8) * \text{width} * \text{height})$
 Waitword

2.0 Architectural Description (Continued)

TABLE 2-1. NS32FX16 Addressing Modes

ENCODING	NODE	ASSEMBLER SYNTAX	EFFECTIVE ADDRESS
Register			
0000	Register 0	Reg0	R0 or F0
0001	Register 1	Reg1	F1 or F1
0010	Register 2	Reg2	I2 or F2
0011	Register 3	Reg3	I3 or F3
00100	Register 4	Reg4	R4 or F4
00101	Register 5	Reg5	R5 or F5
00110	Register 6	Reg6	R6 or F6
00111	Register 7	Reg7	R7 or F7
Register Relative			
01000	Register 0 relative	disp(R0)	Disp + Register.
01001	Register 1 relative	disp(R1)	
01010	Register 2 relative	disp(R2)	
01011	Register 3 relative	disp(R3)	
01100	Register 4 relative	disp(R4)	
01101	Register 5 relative	disp(R5)	
01110	Register 6 relative	disp(R6)	
01111	Register 7 relative	disp(R7)	
Memory Relative			
10000	Frame memory relative	disp2(disp1(FP))	
10001	Stack memory relative	disp2(disp1(SP))	
10010	Static memory relative	disp2(disp1(SB))	
Reserved			
10011	(Reserved for Future Use)		
10100	Immediate	value	Note: Operand is input from instruction queue.
Absolute			
10101	Absolute	@dsp	Disp.
10110	External	EXT(disp1) + disp2	Disp2 + Pointer; Pointer is lound at Link Table Entry number Disp1.
Top Of Stack			
10111	Top of stack	TOS	Top of current stack, using either User or Interrupt Stack pointer, as selected in PSR. Automatic Push/Pop included.
Memory Space			
11000	Frame memory	disp(FP)	
11001	Stack memory	disp(SP)	
11010	Program memory	* disp	
11011	Scaled Index		
11100	Index, bytes	mode[Rn:B]	EA(mode) * Rn.
11101	Index, words	mode[Rn:W]	EA(mode) * 2 * Rn.
11110	Index, double words	mode[Rn:D]	EA(mode) * 4 * Rn.
11111	Index, quad words	mode[Rn:Q]	"Mode" and "N" are contained within the index byte.

EA (mode) denotes the effective address generated using mode.

APPENDIX B. SYSTEM INFORMATION

B.1 INTRODUCTION

This chapter shows the expected timing of the NS32FX16 graphics instructions. Refer to Section B.3.

As this is advance information, it is subject to change without notice.

B.2 ASSUMPTIONS

The cycle time is one T-state of the Series 32000, equivalent to one-half of the input clock frequency present on the OSCIN pin of the NS32FX16. A 30-MHz clock source, therefore, yields a cycle time of 66.67 ns. Since the C and M bits of the NS32FX16's configuration register control an on-chip clock divider, setting those bits divides the clock by 1, 2, 4 or 8 to give a cycle time (with a 30-MHz clock source) of 66.67, 133.3 ns, 266.7 ns and 533.3 ns. This first section describes timing of the graphical instructions.

When needed, the entire instruction is assumed to be completed before the next instruction begins execution. In the case of an operand of access class RMW in memory, this is pessimistic, as the write transfer occurs in parallel with the execution of the next instruction.

Where possible, the values of operands are taken into consideration when they affect instruction timing, and a range of times is given. Where this is not done, the average case is assumed. All memory accesses are assumed to be word aligned. Non-word-aligned data is acceptable but causes the execution time of a given instruction to increase.

The variety of definitions that follows allows accurate prediction of system performance when, for example, the source data may be in ROM and the destination may be in RAM, each having a different number of wait states. The number of wait states refers to the number of additional clock cycles requested via the CWAIT or WAIT pins of the NS32FX16, on a given byte or word memory access.

B.2.1 Definitions

Twaitld = The number of wait states applied for a Read operation.

Twaitwr = The number of wait states applied for a Write operation.

The number of wait states applied for a Read operation on source data. This also refers to the number of wait states applied for a table memory access (in the SBITS instruction, for example).

INSTRUCTION	NUMBER OF CYCLES	Twaitld	The number of wait states applied for a Read operation on destination data.
MOR	42 + (107 + 44 * (width - 2)) * height	Twaitld	Twaitld + Twaitld * 2 * Twaitld * width
MIXOR	44 + (107 + 44 * (width - 2)) * height	shift	Twaitld * shift applied for TBLT timing.
MAND	45 + (111 + 44 * (width - 2)) * height	width	The width of a BBLT operation, in words.
MXOR	48 + (61 + 25 * (width - 2)) * height	height	The height of a BBLT operation, in 8 lines.
BTWT	shift + 48 + (14 + 32 * (width - 2)) * height	width	
BTST	shift + 35 + (13 + 12 * width) * height	width	
BTST	shift + 35 + (13 + 12 * width) * height	width	
MOVMPBW	16 + 7 * 12	width	
MOVMDPU	16 + 8 * 12	width	
TU11	27 per bit tested	width	
SUDS	39	width	
MCYNSW	42	width	
MCYNSD	42	width	
SWTR	8 + (34 * RZ)	width	
SMTR	59 + (14 * R0) + 12 * R0 * 4	width	
MSWTR	59 + (14 * R0) + 12 * R0 * 4	width	
MSWSD	59 + (10 * R0) + 12 * R0 * 6	width	

B.2.2 Interpreting the Table

To calculate the execution time for a given instruction, complete the formula and evaluate. For example, calculate the time for a 10-word wide, 50-line high 00 operation, the completed formula is:

$$42 + (107 + 44 * (10 - 2)) * 50$$

42 + (107 + 352) * 50 = 22,992 clocks or 1.53 msec at 30 MHz. 0 wait states.

Appendix A: Instruction Formats (Continued)

		Implied Immediate Encoding:																							
Trap(UND)	Format 17	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>11</td><td>0</td><td>11</td><td>11</td><td>11</td><td>11</td><td>11</td><td>10</td></tr></table>							7	6	5	4	3	2	1	0	11	0	11	11	11	11	11	10	
7	6	5	4	3	2	1	0																		
11	0	11	11	11	11	11	10																		
	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>								7	6	5	4	3	2	1	0	10	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0																		
10	0	0	0	0	0	0	0																		
Format 18	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>11</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>								7	6	5	4	3	2	1	0	11	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0																		
11	0	0	0	0	0	0	0																		
Trap(UND)	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
	Format 19	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
Trap(UND)	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		

		Register Mask, appended to SAVE, ENTER																							
	Format 18	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
	Format 19	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
Trap(UND)	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		

		Offset/Length Modifier appended to INNS, EXTS																							
	Format 18	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
	Format 19	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		
Trap(UND)	Always	<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>17</td></tr></table>								7	6	5	4	3	2	1	0	10	11	12	13	14	15	16	17
7	6	5	4	3	2	1	0																		
10	11	12	13	14	15	16	17																		

		Notes:							
	Format 18	<p>Note 1: Opcode not defined. CPU treats like MOVI. First operand has access class of read; second operand has access class of write. I-field selects 32-bit or 64-bit data.</p>							
	Format 19	<p>Note 2: Opcode not defined; CPU treats like CLRP. First operand has access class of read; second operand has access class of read-modify-write; I-field selects 32-bit or 64-bit data.</p>							
Trap(UND)	Always	<p>Note 3: Opcode not defined; CPU treats like CLRP. First operand has access class of read and second operand has access class of read. I-field selects 32-bit or 64-bit data.</p>							

2.0 Architectural Description (Continued)

2.3.3 Instruction Set Summary

Table 2-2 presents a brief description of the NS32FX16 instruction set. The Format column refers to the Instruction Format tables (Appendix A). The assembly column gives the instruction as coded in assembly language, and the Description column provides a short description of the function provided by that instruction. Further details of the exact operations performed by each instruction may be found in the Series 32000 Instruction Set Reference Manual and the NS32CG16 Pinout/Display Processor Programmer's Reference.

gen = General operand. Any addressing mode can be specified.
short = A 4-bit value encoded within the Basic Instruction (see Appendix A for encodings).
imm = Implied immediate operand. An 8-bit value appended after any addressing extensions.
disp = Displacement (addressing constant); 8, 16 or 32 bits. All three lengths legal.
reg = Any General-Purpose Register: R0-R7.
aReg = Any Processor Register: SP, SB, FP.

cond = Any condition code, encoded as a 4-bit field within the Basic Instruction (see Appendix A for encodings).
req = Requested Address.

TABLE 2-2. NS32FX16 Instruction Set Summary

INTEGER ARITHMETIC			
Format	Operation	Operands	Description
4	AUD	gen,gen	Add.
2	ADDA	short,gen	Add signed 4-bit constant.
4	AIXC	gen,gen	Add with carry.
4	SUBI	gen,gen	Subtract with carry (borrow).
6	NEGi	gen,gen	Negate (2's complement).
6	ATSI	gen,gen	Take absolute value.
7	MUL	gen,gen	Multiply.
7	QUO	gen,gen	Divide, rounding toward zero.
7	RIM	gen,gen	Remainder from QUO.
7	DIV	gen,gen	Divide, rounding down.
7	MOD	gen,gen	Remainder from DIV (Modulus).
7	MUL	gen,gen	Multiply to extended integer.
7	DEI	gen,gen	Divide extended integer.
PACKED DECIMAL (BCD) ARITHMETIC			
Format	Operation	Operands	Description
6	ADDP	gen,gen	Add packed.
6	SUBP	gen,gen	Subtract packed.

TABLE 2-2. NS32FX16 Instruction Set Summary (Continued)

TABLE 2-2. NS32FX16 Instruction Set Summary (Continued)

INTEGER COMPARISON	Format 4	Operation CMTH	Operands gen,gen	Description Compare.	Format 5	Operation CMIO	Operands short,gen	Description Compare to signed 4-bit constant.	Format 10	Operation CMIM	Operands gen,gen,disp	Description Compare multiple: disp bytes (1 to 16).
LOGICAL AND BOOLEAN	Format 4	Operation AND	Operands gen,gen	Description Logical AND.	Format 4	Operation OR	Operands gen,gen	Description Logical OR.	Format 4	Operation BIC	Operands gen,gen	Description Clear selected bits.
	Format 4	Operation XOR	Operands gen,gen	Description Logical exclusive OR.	Format 4	Operation COM	Operands gen,gen	Description Complement all bits.	Format 4	Operation NOT	Operands gen,gen	Description Boolean complement: LSB only.
	Format 6	Operation SCOND	Operands gen	Description Save condition code (cond) as a Boolean variable of size i.	Format 6	Operation ROT	Operands -0000	Description NEG	Format 11	Operation ADD	Operands -1000	Description DIV
SHIFTS	Format 6	Operation LSFT	Operands gen,gen	Description Logical shift, left or right.	Format 6	Operation ASH	Operands -0001	Description NOT	Format 11	Operation MOVI	Operands -0010	Description DIV
	Format 6	Operation ASR	Operands gen,gen	Description Arithmetic shift, left or right.	Format 6	Operation CBLT	Operands -0011	Description TRAP(UND)	Format 11	Operation CMP	Operands -0010	Description DIV
	Format 6	Operation ROTI	Operands gen,gen	Description Rotate, left or right.	Format 6	Operation Trap(UND)	Operands -0100		Format 11	Operation SUBI	Operands -0011	Description DIV
BIT FIELDS	Bit fields are values in memory that are not aligned to byte boundaries. Examples are PACKED arrays and records used in Pascal. "Extract" instructions read a bit field. "Insert" instructions write a bit field from an aligned source.											
FORMATS	Format 8	Operation EXTI	Operands reg,gen,gen,disp	Description Extract bit field (array oriented).	Format 7	Operation INSI	Operands reg,gen,gen,disp	Description Insert bit field (array oriented).	Format 12	Operation MOVM	Operands -0000	Description DOT1
	Format 8	Operation EXSI	Operands reg,gen,imm,imm	Description Extract bit field (short form).	Format 7	Operation INSS	Operands -0001	Description SCALD1	Format 12	Operation CMTH	Operands -0001	Description DOT1
	Format 8	Operation INSS	Operands reg,gen,imm,imm	Description Insert bit field (short form).	Format 7	Operation I-XIS	Operands -0010	Description LOGBD1	Format 12	Operation CMIO	Operands -0010	Description DOT1
ARRAYS	Format 8	Operation CVIP	Operands reg,gen,gen	Description Convert to bit field pointer.	Format 7	Operation MOVKAW	Operands -0011	Description TRAP(UND)	Format 12	Operation CMIM	Operands -0010	Description DOT1
	Format 8	Operation CHECK	Operands reg,gen,gen	Description Index bounds check.	Format 7	Operation MOVKWW	Operands -0100		Format 12	Operation DIV	Operands -0100	Description DOT1
	Format 8	Operation INDEX	Operands reg,gen,gen	Description Recursive indexing step for multiple-dimensional arrays.	Format 7	Operation MOVLD	Operands -0101		Format 12	Operation MOD	Operands -1111	Description DOT1
	Format 9	Operation EXT	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operation INDEX	Operands -1000	Description Format 14	Format 13	Operation FFS	Operands -1010	Description Trap(UND)
	Format 9	Operation INS	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operation CHECK	Operands -0110	Description Always	Format 15	Operands -0111	Description Trap(UND)	
	Format 9	Operation MOVFL	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -0101			Format 16	Operands -1111	Description Always	
	Format 9	Operation MOVLF	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -0111			Format 16	Operands -1111	Description Always	
	Format 9	Operation MOVLW	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -0111			Format 16	Operands -1111	Description Always	
	Format 9	Operation MOVI	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -0111			Format 16	Operands -1111	Description Always	
	Format 9	Operation LFSR	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -0101			Format 16	Operands -1111	Description Always	
	Format 9	Operation FLOOR	Operands gen 1, gen 2, reg	Description Format 9	Format 9	Operands -1111			Format 16	Operands -1111	Description Always	

Appendix A: Instruction Formats

NOTATIONS

I - Integer Type Field

F = 00 (Byte)

W = 01 (Word)

D = 11 (Double Word)

Floating-Point Type Field

F = 1 (Std. Floating; 32 bits)

L = 0 (Long Floating; 64 bits)

Operation Code

Valid encoding shown with each format.

See Section 2.3.2 for encodings.

General Purpose Register Number

Condition Code Field

0000 = EQ(ual); Z = 1

0001 = NE(qual); Z = 0

0010 = Carry Set; C = 1

0011 = Carry Clear; C = 0

0100 = Higher; L = 1

0101 = Lower or Same; L = 0

0110 = Greater Than; N = 1

0111 = Less or Equal; N = 0

1000 = Flag Set; F = 1

1010 = Lower; L = 0 and Z = 0

1011 = Higher or Same; L = 1 or Z = 1

1100 = Less Than; N = 0 and Z = 0

1101 = Greater or Equal; N = 1 or Z = 1

1110 = (Unconditionally True)

1111 = (Unconditionally False)

short = Short immediate value. May contain quick: Signed 4-bit value, in MOVO, ADDO, CMPO, ACR.

cond: Condition Code (above), in Scond, CPU Dedicated Register, in LPR, SPR, Scond

0000 = US 0001 - 0111 - (Reserved)

1000 = FP

1001 = SP

1010 = SB

1011 = (Reserved)

1100 = (Reserved)

1101 = PSR

1110 = INTBASE

1111 = MOD

Options: in String Instructions

UW	B	T
----	---	---

T = Translated


B = Backward

UW = None

0: While Match

11: Until Match

Configuration bits in SETCFG instruction



String instructions assign specific functions to the General Purpose Registers:

I4 = Comparison Value

I3 = Translation Table Pointer

R1 = String 1 Pointer

R0 = Limit Count

All string instructions end when R0 decrements to zero.

W (While match): End instruction if String 1 entry does not match R4.

U (Until match): matches R4.

Not match R4.

Move string 1 to string 2.

Move string 1 to string 2.

Compare string 1 to string 2.

Compare, translating string 1 bytes.

Skip over string 1 entries.

Skip, translating bytes for until/until.

Description

Operation

Operands

Options

2.0 Architectural Description (Continued)

TABLE 2-2. NS32FX16 Instruction Set Summary (Continued)

String instructions assign specific functions to the General Purpose Registers:

I4 = Comparison Value

I3 = Translation Table Pointer

R1 = String 1 Pointer

R0 = Limit Count

W (While match): End instruction if String 1 entry does not match R4.

U (Until match): matches R4.

Not match R4.

Move string 1 to string 2.

Move string 1 to string 2.

Compare string 1 to string 2.

Compare, translating string 1 bytes.

Skip over string 1 entries.

Skip, translating bytes for until/until.

Description

Operation

Operands

Options

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

2.0 Architectural Description (Continued)

Table 2-2. NS2FX16 Instruction Set Summary (Continued)

FLOATING-POINT			
Format	Operation	Operands	Description
11	MOVL	gen,gen	Move a floating-point value.
9	MOVFL	gen,gen	Move and shorten a long value to standard.
9	MOVIL	gen,gen	Move to integer or long floating.
9	MOVIF	gen,gen	Convert any integer to standard or long floating.
9	ROUND	gen,gen	Convert to integer by rounding.
9	TRUNC	gen,gen	Convert to integer by truncating, toward zero.
8	FLOOR	gen,gen	Convert to largest integer less than or equal to value.
11	AUDI	gen,gen	Add.
11	SUBI	gen,gen	Subtract.
11	MULI	gen,gen	Multiply.
11	DIVI	gen,gen	Divide.
11	CMPF	gen,gen	Compare.
11	NEGI	gen,gen	Negate.
11	ABSI	gen,gen	Take absolute value.
9	LSR	gen	Load FSR.
9	SFSR	gen	Store FSR.
12	POLY	gen,gen	Polynomial Step.
12	DOT	gen,gen	Dot Product.
12	SCALB	gen,gen	Binary Scale.
12	LOGBI	gen,gen	Binary Log.
MISCELLANEOUS			
1	NOP		No operation.
1	WAIT		Wait for interrupt.
1	DI		Diagnose. Single-byte "Branch to Self" for hardware breakpointing. Not for use in programming.
GRAPHICS			
5	BTOR	Operation options.	Bit-aligned block transfer 'OR'.
5	BTAND	Operation options.	Bit-aligned block transfer 'AND'.
5	BTIOR	Operation options.	Bit-aligned block transfer 'IOR'.
5	BTXOR	Operation options.	Bit-aligned block transfer 'XOR'.
5	BSTO0	Operation options.	Bit-aligned block source to destination.
5	BTWT	Operation options.	Bit-aligned word transfer.
5	EXTBLT	Operation options.	External bit-aligned block transfer.
5	MOVAFP	options	Move multiple pattern.
5	TBTS	options	Test bit string.
5	SBTS	options	Set bit string.
5	SBTPS	options	Set bit perpendicular string.

*Note: Options are controlled by bits of the instruction, PSR status bits, or dedicated register values.

4.0 Device Specifications (Continued)




FIGURE 4-17. Non-Power-On Reset




FIGURE 4-18. NMI Interrupt Signal Timing

BITS

Format	Operation	Operands	Description
4	TEST	gen,gen	Test bit.
6	SBIT	gen,gen	Test and set bit.
6	SBITI	gen,gen	Test and set bit, interlocked.
6	CDIT	gen,gen	Test and clear bit.
6	CDITI	gen,gen	Test and clear bit, interlocked.
6	BITI	gen,gen	Test and invert bit.
8	FFSI	gen,gen	Find first set bit.

FIGURE 4-19. INT# Interrupt Signal Detection

4.0 Device Specifications (Continued)

2.0 Architectural Description (Continued)

2.4 GRAPHICS SUPPORT

The following sections provide a brief description of the NS32FX16 graphics support capabilities. Basic discussions on frame buffer addressing and BlitLT operations are also provided. More detailed information on the NS32FX16 graphics support instructions can be found in the NS32CG16 Printer/Display Processor Programmer's Reference.

2.4.1 Frame Buffer Addressing

There are two basic addressing schemes for referencing pixels within the frame buffer: linear and Cartesian (or $x \cdot y$). Linear addressing associates a single number to each pixel representing the physical address of the corresponding bit in memory. Cartesian addressing associates two numbers to each pixel addressing the x and y coordinates of the pixel relative to a point in the Cartesian space taken as the origin. The Cartesian space is generally defined as having the origin in the upper left. A movement downward increases the y coordinate, a movement to the right increases the x coordinate; a movement downward increases the y coordinate.

The correspondence between the location of a pixel in the Cartesian space and the physical (bit) address in memory is shown in Figure 2-10. The origin of the Cartesian space ($x = 0, y = 0$) corresponds to the bit address ORG. Incrementing the x coordinate address ORG by one, incrementing the y coordinate increments the bit address by an amount representing the warp (or pitch) of the Cartesian space. Thus, the linear address of a pixel at location (x, y) in the Cartesian space can be found by the following expression:

$$ADDR = ORG + Y \cdot WARP + X$$

Warp is the distance (in bits) in the physical memory space between two vertically adjacent bits in the Cartesian space.

Example 1 below shows two NS32FX16 instruction sequences to set a single pixel given the x and y coordinates. Example 2 shows how to create a fat pixel by setting four adjacent bits in the Cartesian space.

Example 1: Set pixel at location (x, y)

Setup: R0 x coordinate

R1 y coordinate

Instruction Sequence 1:

```
MULD    WARP, R1      ; Y-WARP
ADDU    R0, R1        ; X-DT OFFSET
SBLTD   K1, ORG       ; SET PIXEL
```

Instruction Sequence 2:

```
INHXDO  K1, (WARP-1), R0 ; Y-WARP + X
SBLTD   K1, ORG       ; SET PIXEL
```

Example 2: Create 'fat' pixel by setting bits at locations $(x, y), (x + 1, y), (x, y + 1)$ and $(x + 1, y + 1)$.

Setup: R0 x coordinate
R1 y coordinate

Instruction Sequence:

INHXDO	R1, (WARP-1), R0	i BIT ADDRESS
SBLTD	R1, ORG	; SET FIRST PIXEL
ADDD	1, R1	; (X+1, Y)
SBLTD	R1, ORC	; SECOND PIXEL
ADDD	(WARP-1), R1	; (X, Y+1)
SBLTD	R1, ORG	; THIRD PIXEL
ADDD	1, R1	; (X+1, Y+1)
SBLTD	R1, ORG	; LAST PIXEL

FIGURE 2-10. Correspondence between Linear and Cartesian Addressing

2.4.2 BlitLT Fundamentals

BlitLT, Bit-aligned Block Transfer, is a general operator that provides a mechanism to move an arbitrary size rectangle of an image from one part of the frame buffer to another. During the data transfer process a bitwise logical operation can be performed between the source and the destination data. BlitLT is also called Flasher-Op, operations on raster. It defines two rectangular areas, source and destination, and performs a logical operation (e.g., AND, OR, XOR) between these two areas and stores the result back to the destination. It can be expressed in simple notation as:
Op: AND, OR, XOR, etc.




FIGURE 4-14. Interlocked Bus Cycle




FIGURE 4-15. Clock Waveforms




FIGURE 4-16. Power-On Reset

2.4.2.1 Frame Buffer Architecture

There are two basic types of frame buffer architectures: plane-oriented or pixel-oriented. BiBLT takes advantage of the plane-oriented frame buffer architecture's attribute of multiple, adjacent pixels per word, facilitating the movement of large blocks of data.

The source and destination starting addresses are expressed as pixel addresses. The width and height of the block to be moved are expressed in terms of pixels and scan lines. The source block may start and end at any bit position of any word, and the same applies for the destination block.

2.4.2.2 Bit Alignment

Before a logical operation can be performed between the source and the destination data, the source data must first be bit aligned to the destination data. In Figure 2-11 the source data needs to be shifted three bits to the right in order to align the first pixel (i.e., the pixel at the top-left corner) in the source data block to the first pixel in the destination data block.

2.4.2.3 Block Boundaries and Destination Masks

Each BiBLT destination scan line may start and end at any bit position in any data word. The neighbouring bits sharing the same word address with any words in the destination data block, but not a part of the BiBLT rectangle of the BiBLT destination scan line must remain unchanged after the BiBLT operation.

Due to the plane-oriented frame buffer architecture, all memory operations must be word-aligned. In order to preserve the neighboring bits surrounding the BiBLT destination block, both a left mask and a right mask are needed for all the leftmost and all the rightmost data words of the destination block. The left mask and the right mask both remain the same during a BiBLT operation.

The following example illustrates the bit alignment requirements. In this example, the memory data path is 16 bits wide. Figure 2-11 shows a 32 pixel by 32 scan line frame buffer which is organised as a long bit stream which wraps around every two words (32 bits). The origin (top-left corner) of the frame buffer starts from the lowest word in memory (word address 00 (hex)).

Each word in the memory contains 16 bits, D0-U15. The least significant bit of a memory word, D0, is defined as the first displayed pixel in a word. In this example, BiBLT addresses are expressed as pixel addresses relative to the origin of the frame buffer. The source block starting address is 021 (hex) (the second pixel in the third word). The destination block starting address is 20d (hex) (the fifth pixel in the 33rd word). The block width is 14 (hex), and the height is 06 (hex) (corresponding to 6 scan lines). The shift value is 3.




FIGURE 2-11. 32-Pixel by 32-Scan Line Frame Buffer



FIGURE 4-10. Slave Processor Write Timing




FIGURE 4-11. Slave Processor Read Timing




FIGURE 4-12. SPC Timing

There is a minimum one clock cycle between the SPC output asserted by the CPU and the SPC input from the FPU. After transferring the last operand to the FPU, the CPU turns OFF the output driver and holds SPC high with an internal SKU pulldown.




FIGURE 4-13. Relationship of PFS to Clock Cycles

4.0 Device Specifications (Continued)






FIGURE 4-9. HOLD Acknowledge (Bus Initially Idle)

2.0 Architectural Description (Continued)



(a)



(b)

FIGURE 2-12. Overlapping BiBLT Blocks

The left mask and the right mask are 0000,1111,1111,1111 and 1111,1111,0000,0000 respectively.

Note 1: Zeros in either the left mask or the right mask indicate the destination bit which will not be modified.

Note 2: The BI (function) and X BiLT instructions use different setup parameters and techniques.

2.4.2.4 BiBLT Directions

A BiBLT operation moves a rectangular block of data in a frame buffer. The operation itself can be considered as a subroutine with two nested loops. The loops are preceded by setup operations. In the outer loop the source and destination starting addresses are calculated, and the test for completion is performed. In the inner loop the actual data movement for a single scan line takes place. The length of the inner loop is the number of (aligned) words spanned by each scan line. The length of the outer loop is equal to the height (number of scan lines) of the block to be moved. A subroutine of the BiBLT to be moved. A subroutine of the BiBLT operation follows:

BiBLT: calculate BiBLT setup parameters: (once per BiBLT operation); such as width, height, bit misalignment (shift number), left, right masks, horizontal, vertical directions, etc.

OUTERLOOP: calculate source, dest addresses; (once per scan line). move data [logical operation] and increment addresses; (once per word).

INNERLOOP: done horizontally.
UNIL done vertically.

Note: In the NS22X16 only the setup operations must be done by the programmer. The inner and outer loops are automatically executed by the BiBLT instruction.

Each loop can be executed in one of two directions; the inner loop from left to right or right to left, the outer loop from top to bottom (down) or bottom to top (up).

The ability to move data starting from any corner of the BiBLT source data as a result of destination writes when the source and destination are overlapped (i.e., when they share pixels). This situation is routinely encountered while panning or scrolling.

A determination of the correct execution directions of the BiBLT must be performed whenever the source and destination rectangles overlap. Any overlap will result in the destruction of source data (from a destination write), if the correct vertical direction is not used.

Horizontal BiBLT direction is of concern only in certain cases of overlap, as will be explained below. Figures 2-12(a) and (b) illustrate two cases of overlap. Here, the BiBLT rectangles are three pixels wide by five scan lines high; they overlap by a single pixel in (a) and a single column of pixels in (b). For purposes of illustration, no BiBLT is assumed to be carried out pixel-by-pixel. This convention does not affect the conclusions.

In Figure 2-12(a), if the BiBLT is performed in the UP direction (bottom-to-top), one of the transistors of the bottom scan line of the source will write to the circled pixel of the destination. Due to the overlap, this pixel is also part of the uppermost scan line of the source rectangle. Thus, data needed later is destroyed. Therefore, this BiBLT must be performed in the DOWN direction. Another example of this occurs any time the screen is moved in a purely vertical direction, as in scrolling lost. It should be noted that, in both of these cases, the choice of horizontal BiBLT direction may be made arbitrarily.

Figure 2-12(b) demonstrates a case in which the horizontal BiBLT direction may not be chosen arbitrarily. This is an instance of purely horizontal movement of data (panning). Because the movement from source to destination involves data within the same scan line, the incorrect direction of movement will overwrite data which will be needed later. In this example, the correct direction is from right to left.

2.4.2.5 BI BLT Variations

The 'classical' definition of BI BLT, as described in "Smalltalk-80: The Language and its Implementation" by Adele Goldberg and David Robson, provides for three operands: source, destination and mask/tinture.

This third operand is commonly used in monochrome systems to incorporate a stipple pattern into an area.

These stipple patterns provide the appearance of multiple shades of gray in single-bit-per-pixel systems,

in a manner similar to the halftone process used in printing.

Feature op1 Source op2 Destination \rightarrow Destination

While the NS32CG160 and the external BPU (if used) are essentially two-operand devices, three-operand BI BLT operations can be implemented quite easily and efficiently by performing the two operations serially.

2.4.3 Graphics Support Instructions

The NS32FX16 provides eleven instructions for supporting graphics oriented applications. These instructions are divided into three groups according to the operations they perform. General descriptions for each of them and the related formats are provided in the following sections.

2.4.3.1 BI BLT (Bit-aligned Block Transfer)

This group includes seven instructions. They are used to move characters and objects into the frame buffer which will be printed or displayed. One of the instructions works in conjunction with an external BI BLT Processing Unit (BPU) to maximize performance. The other six are executed by the NS32FX16.

Bit-aligned Block Transfer

Syntax: BI BLT(function) Options

Setup:	R0	base address, source data base address, destination data
	R1	shift value
	R2	height (in lines)
	R3	first mask
	R4	second mask
	R5	source warp (adjusted)
	R7	destination warp (adjusted)
	0(SP)	width (in words)

Function: AND, OR, XOR, FOR, STOO
Options: IA Increasing Address
 (default option).
 When IA is selected, scan lines are transferred in the increasing BI BYTE order.
 Decreasing Address.
 DA True Source (default option).

-S Inverted Source.

These five instructions perform standard BI BLT operations between source and destination blocks. The operations available include the following:

BBAND: src AND dst
 src AND dat
 src OR dst
 src OR dat
 src XOR dst
 src XOR dat

BBOR: src OR dst
 src OR dat
 src XOR dst
 src XOR dat

BBFOR: src TO dst
 src TO dat
 src TO TO dst
 src TO TO dat

BBSTOD: src TO dst
 src TO TO dst

'src' and 'src' stand for 'True Source' and 'Inverted Source' respectively; 'dst' stands for 'Destination'.

Note 1: For speed reasons, the BI instructions require the mask to be specified with respect to the source block. In Figure 2-11 masking was defined relative to the destination block.

Note 2: The options -S and DA are not available for the BI FOR instruction.

Note 3: BI FOR performs the same operation as BBOR with IA and S options.

Note 4: IA and DA are mutually exclusive and to one S and -S.

Note 5: The width is defined as the number of words of source data read.

Note 6: An odd number of bytes can be specified for the source warp. However, word alignment of source scan lines will result in faster execution.

The horizontal and vertical directions of the BI BLT operations performed by the above instructions, with the exception of BI FOR, are both programmable. The horizontal direction is controlled by the IA and DA options. The vertical direction is controlled by the sign of the source and destination warps. Figure 2-13 and Table 2-3 show the format of the BI BLT instructions and the encoding for the 'op' and 'T' field.

	23	19	15	11	9	7	5	3	1	0
	0000000DX	30	op	1	000001110					

- * D is set when the DA option is selected
- * S is set when the S option is selected
- * X is not for BBAND, and it is clear for all other BI instructions

FIGURE 2-13. BI Instructions Format

TABLE 2-3. 'op' and 'T' Field Encodings

Note: When the bus is not idle, \overline{HOLD} must be asserted before the rising edge of CCTL of the timing slot that precedes time T4 in order for the request to be acknowledged.




FIGURE 4-8. HOLD Acknowledge (Bus Initially Not Idle)

4.0 Device Specifications (Continued)




FIGURE 4-7. DMAC Initiated Bus Cycle

Note 1: A03 must be deasserted before state T0 of the DMA controller cycle.

Note 2: During a DMA cycle WAIT1-2 must be kept inactive unless they are monitored by the DMA controller. A DMA cycle is similar to a CPU cycle. The NS32F160 generates FG0, RD, WR, and DBE. The DMAC drives the addresses lines HBE, A0S and DDIN.

Note 3: During a DMA cycle, if the A0S signal is pulsed in order to initiate a bus cycle, the HOLD signal must remain asserted until state T14 of the DMAC cycle.

2.0 Architectural Description (Continued)

BIT-aligned Word Transfer

Syntax: BITWT

Setup: R0 base address, source word

H1 base address, destination double word

H2 Shift value

The BITWT instruction performs a fast logical OR operation between a source word and a destination double word stores the result into the destination double word and increments registers R0 and R1 by two. Before performing the OR operation, the source word is shifted left (i.e., in the direction of increasing bit numbers) by the value in register R2.

This instruction can be used within the inner loop of a block ORI operation. Its use assumes that the source data is clean and does not need masking. The BITWT format is shown in Figure 2-14.



FIGURE 2-14. BITWT Instruction Format

External BIIBLT

Syntax: EXTBBLT

Setup: R0 base addresses, source data

R1 base address, destination data

R2 width (in bytes)

R3 height (in lines)

R4 horizontal increment/decrement

R5 temporary register (current width)

R6 source warp [adjusted]

R7 destination warp [adjusted]

Note 1: R0 and R1 are updated after execution to point to the last source and destination addresses plus related warps. R2, R3, R4 and R5 are modified. R6, R7 and R5 are returned unchanged.

Note 2: Source and destination pointers should point to word aligned operands to maximize speed and minimize external interface logic.

This instruction performs an entire BIIBLT operation in conjunction with an external BIIBLT Processing Unit (BPU). The external BPU Control Register should be loaded by the software before the instruction is executed (refer to the DP8510 or DP8511 data sheets for more information on the BPU). The NS32FX160 generates a series of source read, destination read and destination write bus cycles until the entire data block has been transferred. The BIIBLT operation can be performed in either horizontal direction, as controlled by the sign of the contents of register R4.

Depending on the relative alignment of the source and destination blocks, an extra source read may be required at the beginning of each scan line to load the pipeline register in the external BPU. The L bit in the PSR register determines whether the extra source read is performed. If it is, no extra read is performed. The instructions CMFCB 2,1 or CMPCB 1,2 could be executed to provide the right setting for the L bit just before executing EXTBBLT. Figure 2-15 shows the EXTBBLT format. The bus activity for a simple BIIBLT operation is shown in Figure 2-20.

BIT-aligned Pattern Fill

Syntax: EXTPAT

Setup: R0 base address

R1 pointer increment (in bytes)

H2 number of pattern moves

R3 source pattern

Note: R1 and R3 are not modified by the instruction. R2 will always be returned as zero. R0 is modified to reflect the last address line which a pattern was written.

This instruction stores the pattern in register R3 into the destination area whose address is in register R0. The pattern count is specified in register R2. After each store operation the destination address is changed by the contents of register R1. This allows the pattern to be stored in rows, in columns, and in any direction, depending on the value and sign of R1. The MOVMPY instruction format is shown in Figure 2-16.




FIGURE 2-16. EXTPAT Instruction Format

2.4.3.3 Data Compression, Expansion and Magnify

The three instructions in this group can be used to compress data and restore data from compression. A compressed character set may require from 30% to 50% less memory space for its storage.

The possible compression ratio can be 50:1 or higher depending on the data and algorithm used. TBITS can also be used to find boundaries of an object. As a character is needed, the data is expanded and stored in a RAM buffer. The expand instructions (SOUTS, SUIPS) can also function as line drawing instructions.

Test Bit String

Syntax: TBTS option

Setup: R0 base address, source [byte address]

R1 starting source bit offset

R2 destination run length limited code

Note: R0, R1 and R2 are not modified by the instruction execution. R1 reflects the new bit offset. R2 holds the result.




FIGURE 2-18. MOVMPY Instruction Format

4.0 Device Specifications (Continued)

2.0 Architectural Description (Continued)




FIGURE 4-5. Write Cycle

Note 1: This example is for a block 4 words wide and 1 line high.
 Note 2: The sequence is common with all logical operations of the DP8310DP2511 BPU.
 Note 3: Mask values, shift values and number of bit planes do not affect the performance.
 Note 4: Zero wait states are assumed throughout the BitBLT operation.
 Note 5: The write read is performed when the BPU pipeline register needs to be prefetched.




FIGURE 2-20. Bus Activity for a Simple BitBLT Operation

2.4.3.1 Magnifying Compressed Data

Restoring data is just one application of the SBITS and STILIPS instructions. Multiplying the "length" operand used by the SBITS and STILIPS instructions causes the

resulting pattern to be wider, or a multiple of "length". As the pattern of data is expanded, it can be magnified by 2, 3, 4,..., 10x and so on. This creates several sizes of the same style of character, or changes the size of a logo. A magnify in both dimensions X and Y can be accomplished by drawing a single line, then using the MOVS (Move String) or the UII instructions to duplicate the line, maintaining an equal aspect ratio.

More information on this subject is provided in the NS32CG16 Printer/Display Processor Programmers Reference Supplement.

2.5 FAX ACCELERATOR MODULE

The FAX Accelerator Module (FAM) performs arithmetic operations on vectors of complex numbers. High performance is achieved by using a Hardware Multiplier Accumulator, an Address Generator for main memory operand accesses, and an on-chip RAM array.

The FAM executes complex arithmetic calculations on two vector operands. One vector is stored in the internal RAM array. The other vector is either organized as a circular buffer in the main memory or stored in the internal RAM array.

The FAM executes vector operations in a two stage pipeline. This allows for a significant performance enhancement as each operand fetch and execution on different vector elements are performed simultaneously rather than in a strictly sequential manner. The FAM can fetch up to two data elements at a time, using its address generator. The first operand is fetched from the coefficient array whereas the second operand is from either external memory or from the coefficient array. While fetching operands for one vector element, the FAM performs the multiply and add operations on the previous vector element. Each operation's multiply and accumulate operation requires two operand fetches, four multiplications and four additions. The FAM pipeline allows a maximal throughput of a complex multiply-accumulate operation in 8 clock cycles.




FIGURE 2.21. Fax Accelerator Module Block Diagram

2.5.1 FAM Operation

The following terms are used for the description of operations:

C[i] Coefficient memory element, entry [i] can be selected by address generator or directly accessed by CPU.

D[i] Data from external memory fetched using the address generator.

Y Register Complex Multiplier input register.

D[i]* The conjugate of D[i].

A Complex Accumulator.

The FAX Accelerator Module can execute 6 basic commands:

VCMAC Vector Complex Multiply Accumulate

VCMAG Vector Complex Magnitude

VCMAD Vector Complex Add

VCMUL Vector Complex Multiply

LOAD Write into C, Y, A, or CTL

STORE Read from C, A, Y, ST or CTL

VCMAC, VCMAD and VCMUL commands use the following parameters:
D vector starting address
C vector starting address
Vector length
Control bits

VCMAG command uses only the last three operands.

2.5.1.1 Complex Number Representation

Complex numbers are organized as double words. Each double word contains two 16-bit 2's complement fractional integers. The less significant word contains the Real part of the number. The most significant word contains the Imaginary part of the number.

Figure 2-2-2 illustrates the memory organization of vector D.

Complex vectors consist of arrays of complex numbers stored in consecutive addresses. Complex vectors MUST be aligned to double word boundary.

ADDRESS	CONTENTS
S10:3	
D	Ref(D[0])
D-2	Im(D[0])
D-4	Ref(D[1])
D-6	Im(D[1])
⋮	⋮
D-4'n	Ref(D[n])
D-4'n+2	Im(D[n])

FIGURE 2.22. Memory Organization of a Complex Vector




FIGURE 4-4. Read Cycle

4.0 Device Specifications (Continued)

4.4.2 Timing Tables

4.4.2.1 Output Signals: Internal Propagation Delays, NS32FX16-15, NS32FX16-20 and NS32FX16-25

Capacitive Load: CTLT =00PF, all other outputs =50PF									
Symbol	Parameter	Reference	25 MHz	20 MHz	15 MHz	Units			
11	Output valid time	RECTIL	.5t26	.5t26	.5t26	ns			
13	Output hold time	RECTIL	0	.12	0	13	0	14	ns
14	Output low time	RECTIL	0	0	0	0	14	ns	ns
15	Input setup time	RECTIL	10	14	15	ns			
6	Input hold time	RECTIL	2	2	2	ns			
17	Input setup time	RECTIL	20	21	22	ns			
18	Input hold time	RECTIL	2	2	2	ns			
19	Input setup time	RECTIL	14	15	16	ns			
10	Input hold time	RECTIL	2	2	2	ns			
11	Pulse width	0.8V	10	15	20	ns			
112	Output hold time	RECTIL	.5t26	.5t26	.5t26	ns			
113	Input setup time	FECTIL	-2	-2	-2	ns			
114	Input hold time	RECTIL	2	2	2	ns			
115	Input hold time	RECTIL	2	2	2	ns			
116	Output valid to strobe inactive		10	10	10	ns			
117	Input setup time	RECTIL	10	18	22	ns			
120	OSCIN period	RE OSCIN	20	500	500	ns			
121	OSCIN high time	4.2V	.5t20	.5t20	.5t20	ns			
(21)	OSCIN low time	1.0V	.5t20	.5t20	.5t20	ns			
	OSCIN _n CTLI delay	4.2V RE OSCIN	25	29	35	ns			
126	CTLI period	2.0V	40	1000	50	ns			
127	CTLI high time	2.0V	.5t26	.5t26	.5t26	ns			
128	CTLI low time	0.8V	.4	.5	.6	ns			
129	CTLI tail time	RE CCTL	4	5	6	ns			
130	CTLI rise time	RECTIL	4	5	6	ns			
131	INT signal hold		8	8	8	CCTL period			
132	OSCIN to FCLK	4.2V RE OSCIN	15	20	25	ns			
133	RE delay	REFCLK	10	10	10	ns			
134	FCLK to CCTL	RE FCLK	10	10	10	ns			
	FCLK to CCTL	RECTIL							
	FE delay								
	FE delay								

1. Not 100% tested

2.0 Architectural Description (Continued)

2.5.1.2 Mac Operation

The ALU of the FAX Accelerator Module contains a 16'16 multiplier and a 32-bit adder. Bits 15-30 (16 bits) of the result are rounded, and can be read by accessing the A register. If an overflow is detected during operation, the ST register OVF bit and either OP0 or OP1 bits will be set to "1".

A 16-bit value is loaded into bits 15-30 of the accumulator and the lower bits are set to 0. The value from bit 30 is copied into bit 31 for sign extension. Bit 14 is set to 1. An overflow is detected whenever the value of bit 30 is different from the value of bit 31.

2.5.1.3 Instruction Set

Each instruction of the FAM is controlled by two operation code bits (OPC0 and OPC1), and two specifiers, COJ and CLR. COJ specifies whether or not the operand and CLR, CLR specifies whether or not the operand to multiplication. The CLR bit is used to extend the instruction set. On VCMAC and VCMAG, CLR specifies whether or not the Accumulator has to be cleared at the beginning of the vector operation. On VCMAD, CLR is set to specify that the operation will ignore the value of C[0]. In VCMUL, CLR is set to indicate that the value of D[0] is to be taken, instead of 1.D[0]. Table 2-4 is a summary of the various instruction sequences executed by the FAX Accelerator Module as a function of OPC1, OPC0, COJ, and CLR bits in the CTR register.

All operands are complex numbers. Thus,

$$A = \sum [Re(C[i]) + jIm(C[i])] \times [Re(D[j]) + jIm(D[j])]$$

Note that the Accumulator (A), the multiplier or input register (Y), the external data pointer (DPTR) and the coefficient pointer (CPTR) registers are used as temporary registers during vector operations. The values previously stored in those registers are destroyed. If the contents of the Accumulator (A) register after a FAM operation is used as an initial value for the next FAM operation, it should be noted that the least significant bits of A(0-14) may contain a value other than zero.

2.5.1.4 Circular Buffer

The FAM accesses arrays of data in external memory using the DPTR as an address pointer. DSO and DS1 bits of the CTR register control the size of the array. The FAM allows a convenient way of handling the data array as in a FIFO. Only the appropriate number of the least significant bits of the DPTR are incremented on each access. The upper bits remain constant. Table 2-5 shows which bits are incremented. The rest remain constant.

Instruction	OPC1	OPC0	CLR	COJ	Operation
VCMAD	0	0	0	0	$C[0] \leftarrow C[0] + Y \times D[0]$
	0	0	0	1	$C[0] \leftarrow C[0] + Y \times D[0]$
	0	0	1	0	$C[0] \leftarrow Y \times D[0]$
	0	0	1	1	$C[0] \leftarrow Y \times D[0]$
VCMAG	1	0	0	0	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	0	0	1	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	0	1	0	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	0	1	1	$A \leftarrow A + \sum (C[i] \times D[i])$
VCMAC	1	1	0	0	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	1	0	1	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	1	1	0	$A \leftarrow A + \sum (C[i] \times D[i])$
	1	1	1	1	$A \leftarrow A + \sum (C[i] \times D[i])$

TABLE 2-4. FAX Accelerator Instruction Set Summary

The FAX Accelerator Module is designed for optimal throughput in vector operations. Its two stage pipeline overlaps the execution of operand fetches and multiply-accumulate operations for different vector elements. The FAM can fetch up to two data elements at a time, using its address generator for main memory access and the coefficient array for the second operand. While latching operands for one vector element, the FAM performs the multiplication and additions on the previous elements. The FAM can perform complex multiply and accumulate operation requires two operand fetches, four multiplications and four additions. The FAM pipeline allows a maximal throughput of a complex multiply accumulate operation in 8 clock cycles. See Section B4, FAX Accelerator Module Performance, for more details.

Access to the FAM registers while it is executing a vector operation is delayed (as if the CWNTR input is active). When the FAM initiates the operation, access to the registers proceeds.

The FAM uses the full bandwidth of the external bus during VCMUL, VCMULL or VCMAC operations. While executing the VCMAG instruction, the bus is idle as no external operands are required. In this case the core CPU proceeds execution in parallel with the FAM operation.

TABLE 2-5. Circular Buffer Size

DS1	DS0	External Buffer Size(DM)	Constant Address bits	Incremented Address bits
0	0	8	A0, A5-A23	A1-A4
0	1	16	A0, A5-A23	A1-A5
1	0	32	A0, A7-A23	A1-A6
1	1	64	A0, AB-A23	A1-A7

4.0 ARCHITECTURE AND OPERATIONS

During VCMAD, VCMUL or VCMAC operations, external HOLD requests will be granted at the end of each memory access. Note that interrupt requests cannot be acknowledged until the FAM finishes a vector operation.

2.5.2 FAM Registers and RAM Array

The FAM contains 7 registers and a 96 double-word RAM array. These registers and internal RAM can be accessed as memory-mapped I/O devices. Any reference to the registers and the RAM is done using the on-chip bus protocol. See Section 3.4.7.

All the registers, except for the Status Register (ST), are readable and writeable. ST is read-only. Accessing the register memory locations should be multiple of a byte-length. Word accesses must be on word boundary, and double-word accesses must be on double word boundary. Failing to do so will cause unpredictable results.

2.5.2.1 Coefficient RAM Array C[0]-C[95]

Each register in the coefficient array is 32-bits wide and holds one complex number. See Section 2.5.1.

Note that the RAM array is not limited to coefficient storage only. It can be used as a fast zero-wait state on-chip memory for instructions and data storage.

However, the RAM can be used for instruction storage only if the instructions are loaded into this RAM using word-aligned accesses. This can be achieved by moving aligned double words from the external memory to the on-chip RAM. Data can also be stored in the on-chip RAM with one restriction: storing data in the on-chip RAM can be done only if all the data is written using aligned word or double-word accesses.

2.5.2.2 Multiplier Input Register Y

This 32-bit register holds one complex operand (see Section 2.5.1.1). The Y register is mapped into two consecutive words called Y0 and Y1.

2.5.2.3 Accumulator A

This 32-bit register holds one complex result (see Section 2.5.1.1). The A register is mapped into two consecutive words, also called A0 and A1. Internally, A0 and A1 are 32-bit registers, however, only bits 15:30 (16 bits) are accessible. The rest of the bits are used for a higher dynamic range on intermediate calculations.

68-Pin PCC Package

This is a 24-bit pointer to the beginning of the data vector in the main memory. In order to implement circular buffers, only the least significant bits of the DPTR pointer are incremented. When the end of a buffer is reached, the least significant bits of DPTR are reloaded with zeros. The number of bits that are set to zero (which defines the size of the circular buffer) is controlled by CTL. The least-significant word of the DPTR is called DPTRO, and the most-significant word is called DPTR1.

2.5.2.5 Coefficient Memory Vector Pointer CPTR

The CPTR register holds the address and length of the coefficient vector.

15	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OPC1	OPCO	DS1	DS0	X	X	CIN	C0										

Specifying 0 as the value of CPTRL will cause an unpredictable result.

2.5.2.6 Control Register CTL

The CTL register controls the various modes of operation. For more details see Section 2.5.1.

7	6	5	4	3	2	1	0
OPC1	OPCO	DS1	DS0	X	X	CIN	C0

OPC1=0 Operation code.

00 Vector Complex Multiply Add
01 Vector Complex Multiply
10 VCMAC Vector Complex Multiply/Accumulate
11 VCMAG Vector Complex Magnitude

4.4 SWITCHING CHARACTERISTICS


4.4.1 Definitions

All the timing specifications given in this section refer to 0.8V or 2.0V on the rising or falling edges of CTL when the capacitive loading of CTL is 100 pF, unless specifically stated otherwise. The timing

specifications refer to 0.8 or 2.0V on the TTL output and input signals as illustrated in Figures 4-2 and 4-3, unless specifically stated otherwise.

ABBREVIATIONS:

L.E.—leading edge R.E.—rising edge
T.E.—trailing edge F.E.—falling edge



4.0 Device Specifications (Continued)

4.2 ABSOLUTE MAXIMUM RATINGS

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Absolute maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended; operation should be limited

4.3 ELECTRICAL CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $GD = 0\text{V}$						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _H	High Level Input Voltage		2.0	$V_{CC} + 0.5$	V	
V _L	Low Level Input Voltage		-0.5	0.8	V	
V _{XH}	OSCIN Input Low Voltage			0.5	V	
V _{XH}	OSCIN Input High Voltage		4.5	V		
V _{OH}	High Level Output Voltage	$OL = -400\mu\text{A}$	2.4	V		
V _{OL}	Low Level Output Voltage	$OL = 4\text{mA}$	0.45	V		
I _{IL}	Input Load Current	$V_{CC} = 5.5\text{V}$, $V_{SS} = 0\text{V}$, $V_N = 0.55\text{V}(1)$	-20	μA		
I _{IL}	Leakage Current	$V_{CC} = 5.5\text{V}$, $V_{SS} = 0\text{V}$, $V_{OUT} = 0.4\text{--}5.5\text{V}$	-20	μA		
I _{ILS}	SPC Input Current (low)	$V_N = 0.4\text{V}$, SPC In Input Mode		mA		
I _{ITL}	SPC Input Current (high)		4.0	mA		
I _{CC}	Supply Current	25MHz , $T_A = 25^\circ\text{C}$, $bout = 0(2)$	170	240	mA	

Note 1: For all inputs, except SPC.

Note 2: I_{CC} is affected by the clock scaling feature selected by the C and M bits in the CFG register, see Section 3.2.1.

2.0 Architectural Description (Continued)

DS0-DS1 Data Buffer Size.

0: double-words
1: 16 double-words
10: 32 double-words
11: 64 double-words

0: 8-bit words
1: 16-bit words
10: 32-bit words
11: 64-bit words

CL1: Clear Accumulator (A0 and A1) when set to 1

Note: Applying voltage beyond that level might overbias the part. Applying voltage on logic pins beyond that level might cause latchup to the product.

Note: Applying voltage beyond that level might overbias the part. Applying voltage on logic pins beyond that level might cause latchup to the product.

The ST register holds the status of the last vector operation.



Overflow indication (see section 2.5.1.2).
O10: Overflow occurred on calculation of A0.
OPI: Overflow occurred on calculation of A1.

The ST register is cleared to 0 in the following cases:
— the user writes directly to either A0 or A1,
— the user writes to the CTL register,
— upon reset.

3.0 Functional Description

3.1 POWER AND GROUNDING

The NS32FX16 requires a single 5-Volt power supply applied on 5 pins: VCC1-VCC5.

Grounding connections are made on 6 pins: GND1-GND6.

For optimal noise immunity, the power and ground pins should be connected to VCC and ground planes, respectively. If VCC and ground planes are not used, single conductors should be run directly from each VCC pin to a power point, and from each GND pin to a ground point. Daisy-chained connections should be avoided.

Decoupling capacitors should also be used to keep the noise level to a minimum. Two standard 0.1 μF ceramic capacitors can be used for this purpose. In addition, a 1.0 μF tantalum capacitor should be connected between VCC and ground. They should be attached to VCC, VSS pairs as close as possible in the NS32FX16.

3.2 CLOCKING

The NS32FX16 provides an internal oscillator that interacts with an external clock source through two signals: OSCIN and OSCOUT.

Either an external signal/pulse clock signal or a crystal clock source can be used as the clock source. If a single-phase clock source is used, only the connection on OSCIN is required; OSCOUT should be left unconnected or bridged with no more than 5 pF of stray capacitance. The voltage level requirements specified in Section 4.3 must also be met for proper operation.

When operation with a crystal is desired, special care should be taken to minimize stray capacitances and inductances. The crystal, as well as the external IIC components, should be placed in close proximity to the OSCIN and OSCOUT pins to keep the printed circuit trace lengths to an absolute minimum.

When operation with a crystal is desired, special care should be taken to minimize stray capacitances and inductances. The crystal, as well as the external IIC components, should be placed in close proximity to the OSCIN and OSCOUT pins to keep the printed circuit trace lengths to an absolute minimum.




FIGURE 3-1. Power and Ground Connections




FIGURE 3-2(a). Crystal Interconnections
.30 MHz




FIGURE 3-2(b). Crystal Interconnections
.40 MHz, .50 MHz

RCL Component Value

Frequency (MHz)	R1 (k Ω)	C1 (pF)	C2 (pF)	C3 (pF)	L1 (μH)	R2 (k Ω)
40	150	20	20	200	1	51
50	150	20	20	200	0.6	51

TABLE 3-1. External Oscillator Specifications

J.U FUNDAMENTALS

Crystal Characteristics

Type.....	A1:C1
Tolerance.....	0.005% at 25°C
Stability.....	±0.01% from 0°C to 70°C
Resonance.....	30MHz - Fundamental (parallel)
.....	40, 50 MHz - Third Overtone (parallel)
Maximum Shunt Capacitance.....	70fF
Maximum Series Resistance.....	.50k

1.2.1 Power Save Mode

The NS32FX16 provides a power save feature that can be used to significantly reduce the power consumption in times when the computational demand decreases. The device uses the clock signal at the OSCIN pin to derive the internal clock as well as the external signals CTL and FCLK. The frequency is affected by the clock scaling factor. Scaling factors of 1, 2, 4 or 8 can be selected by properly setting the C and M bits in the CFG register. The power save mode should not be used to reduce the CTL clock frequency below the minimum frequency required by the CPU (1MHz).

Upon reset, both C and M are set to zero; thus, maximum clock rate is selected.

Due to the fact that the C and M bits are programmed by the SETCFG instruction, the power save feature can only be controlled by programs running in supervisor mode.

The following table shows the C and M bit settings for the various scaling factors, and the resulting supply current for a crystal frequency of 50 MHz.

C	M	Scaling Factor	CPU Clock Frequency	Typical Icc at +5V
0	0	1	25 MHz	170 mA
0	1	2	12.5 MHz	91 mA
1	0	4	6.25 MHz	50 mA
1	1	8	3.13 MHz	30 mA

1.3 RESTETING

The RSTI input pin is used to reset the NS32FX16. The CPU samples RSTI on the falling edge of CTL.

Whenever a low level is detected, the CPU responds




FIGURE 3-3. Recommended Reset Connections

ST0-ST3

Bus Status	Bus cycle status code. ST0 is the least significant bit. Encodings are:
AD0-AD15	Address/Data Bus.
DATA	Multiplexed Address/Data information. Bit 0 is the least significant bit of each word.
W/R	Write/Read.
TS0	Timing State Output.
WDIN	Data Direction.
WR	User/Supervisor.
W/R	User or Supervisor Mode status. High indicates User Mode; low indicates Supervisor Mode.
SPC	Slave Processor Control.

immediately. Any instruction being executed is terminated; any results that have not yet been written to memory are discarded, and any pending interrupts and traps are eliminated. The internal latch for the edge-sensitive RSTI signal is cleared.

On application of power, RSTI must be held low for at least 50 µs after VCC is stable. This is to ensure that all on-chip voltages are completely stable before operation. Whenever a Reset is applied, it must also remain active for no less than 64 CTL cycles. See Figures 3-4 and 3-5.

While in the Reset state, the CPU drives the signals AD5, RD, WI1, DI1, TS0, UI1, and HI1IN inactive.

Upon reset, both C and M are set to zero; thus, maximum clock rate is selected.

Due to the fact that the C and M bits are programmed by the SETCFG instruction, the power save feature can only be controlled by programs running in supervisor mode.

The internal CPU clock and CTL run at half the frequency of the signal on the OSCIN pin. FCLK runs at the same frequency as OSCIN.

The HOLD signal must be kept inactive. After the RSTI signal is driven high, the CPU will stay in the reset condition for approximately 8 clock cycles and then it will begin execution at address 0.

The PSR is reset to 0. The CFG C and M bits are reset to 0. R0 is enabled to allow Non-Mastable Interrupts.

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

The following conditions are present after reset due to the RSTI being risen to 0:

4.1.4 Input-Output Signals

Bus cycle status code. ST0 is the least significant bit. Encodings are:

0001 — Rd: CPU inactive on bus.

0010 — Idn: WAIT instruction.

0011 — Rd: FAM Data Transfer.

0011 — Rd: Waiting for Slave.

0100 — Interrupt Acknowledge Master.

0101 — Interrupt Acknowledge, Cascaded.

0110 — End of Interrupt, Master.

0111 — End of Interrupt, Cascaded.

1000 — Sequential Instruction Fetch.

1001 — Non-Sequential Instruction Fetch.

1010 — Data Transfer.

1011 — Read/Read-Modify-Write Operand.

1100 — Read for Effective Address.

1101 — Transfer Slave Operand.

1110 — Read Slave Status Word.

1111 — Broadcast Slave ID.

DATA

Signals the beginning of a bus cycle, can be used for controlling the address latches. During HLDIA asserted, all output signals are latched. All output signals become an input and the CPU monitors it to detect the beginning of an external DMA cycle and generate relevant strobe signals. When external DMA Controller is used, all should be pulled up to VCC through 10k resistor.

Address Strobe.

Data Direction.

Status signal indicating the direction the data transfer during a bus cycle. During HLDIA asserted, this signal becomes an input and determines if the slave processor is used by the CPU as the data strobe output for slave processor transaction. Used by the CPU to acknowledge completion of a data instruction.

WDIN

Write/Read.

User or Supervisor.

User or Supervisor Mode status. High indicates User Mode; low indicates Supervisor Mode.

WR

Write Strobe.

Activated during CPU or DMA write cycles to enable writing of data to memory or peripherals.

SPC

4.0 Device Specifications

4.1 PIN DESCRIPTIONS

4.1.1 Supplies

VCC1-5	Power +5V positive supplies
GND1-6	Ground

4.1.2 Input Signals

CWAIT	Continuous Wait. Causes the CPU to insert continuous wait states if sampled low at the end of T3 and each following T3 or T3W if CWAIT asserted (low) and the corresponding wait-state counter is initialized. The wait states due to CWAIT/WAIT2 (if any) are deleted only after CWAIT is removed (becomes high). See Section 3.4.3.
HOLD	Hold Request. When active, causes the CPU to release the bus for DMA or multiprocessing purposes. See Section 3.5.
FCLK	CTL1 and CTL2 should be connected together externally.
HBE	DBE
INT	INTA
OSCIN	IL0
RSTI	ILDA
WAIT1	RD
WAIT2	RS10

3.0 Functional Description (Continued)

3.0.1 Bus Status

In general, a SETCFG instruction must be executed in the reset routine, in order to properly configure the CPU.

The options should be combined and executed in a single instruction. For example, to declare vectored interrupts, a Floating Point unit installed, and full CPU clock rate, execute a SETCFG [F, I] instruction. To declare non-vectorized interrupts, no FPU, and full CPU clock rate, execute a SETCFG [I] instruction.

The NS32FX16 CPU presents four bits of Bus Status information on pins S10-S13. The various combinations of those pins indicate why the CPU is performing a bus cycle, or, if it is idle on the bus, then why it is idle.

The Bus Status pins are interpreted as a four-bit value, with S10 the least significant bit. Their values decode as follows:

0000 — The bus is idle because the CPU does not need to perform a bus access.

0001 — The bus is idle because the CPU is executing the WAIT instruction.

0010 — FAM Data Transfer.

0011 — The bus is idle because the CPU is waiting for a Slave Processor to complete an instruction.

0100 — Interrupt Acknowledge, Master.

This CPU is reading an interrupt vector to acknowledge a maskable interrupt request from a Cascaded Interrupt Control Unit.

0110 — End of Interrupt, Master.

The CPU is performing a Read cycle to indicate that it is executing a Return from Interrupt (RETI) instruction at the completion of an interrupt service procedure.

0111 — End of Interrupt, Cascaded.

The CPU is performing a Read cycle from a Cascaded Interrupt Control Unit to indicate that it is executing a Return from Interrupt (RETI) instruction at the completion of an interrupt service procedure.

1000 — Sequential Instruction Fetch.

The CPU is performing the first fetch of instruction code after the Instruction Queue

code placed on the Bus Status pins (S10-S13).

4.1.3 Output Signals

High-Order Address Bits. These are the most significant 8 bits of the memory address bus.

System Clock. EXBLT instruction activates this signal.

Control Address Latches.

BPU Cycle. Activated (low) during a bus cycle to enable an external BiBLT processing unit. The EXBLT instruction activates this signal.

System Clock. CTL1 and CTL2 should be connected together externally.

Data Buffers Enable. Used to control external data buffers. It is enabled when the data buffers are to be used.

Fast Clock. This clock is derived from the clock waveform on OSCIN. Its frequency is either the same as OSCIN or is lower, depending upon the scale factor programmed into the CFG register. See Section 3.2.1.

High Byte Enable. Status signal used to enable data transfers on the most significant byte of the data bus.

Hold Acknowledge. Activated by the CPU in response to the HOLD input to indicate that the CPU has released the bus.

Internal Address Strobe. Signals the beginning of an on-chip bus cycle. IAS is a status signal used for debugging and tracing.

Interlocked Operation. When active (low), indicates that an interlocked operation is being executed.

Crystal Output. This line is used as the return path for the crystal (if used). It must be left open when an external clock source is used to drive OSCIN.

Program Flow Status. A pulse on this line indicates the beginning of execution of an instruction.

Read Strobe. Activated during CPU or DMA read cycles to enable reading of data from memory or peripherals.

Reset Output. Asserted (low) when RSTI is low, initiating a system reset.

In terms of bus timing, cases 1 through 3 above are identical. For timing specifications, see Section 4. The only external difference between them is the four-bit

code placed on the Bus Status pins (S10-S13).




FIGURE 3-5. Power-on Reset Requirements

3.4 BUS CYCLES

The CPU will perform a bus cycle for one of the following reasons:

1) To Write or Read Data, to or from Memory or Memory-mapped in National's Embedded System Processor family.

- 1) To write or read data, to or from memory or memory-mapped in National's Embedded System Processor family.

2) To Fetch Instructions into the Eight-Bit Instruction Queue. This happens whenever the bus would otherwise be idle and the queue is not already full.

- 2) To fetch instructions into the eight-bit instruction queue. This happens whenever the bus would otherwise be idle and the queue is not already full.

3) To Acknowledge an Interrupt and Allow External Circuitry to Provide a Vector Number, or to Acknowledge Completion of an Interrupt Service Routine.

- 3) To acknowledge an interrupt and allow external circuitry to provide a vector number, or to acknowledge completion of an interrupt service routine.

4) To Transfer Information to or from a Slave Processor.

- 4) To transfer information to or from a slave processor.

5) To Indicate an Internal Bus Cycle (e.g., Read of an on-Chip FAM Control Register).

- 5) To indicate an internal bus cycle (e.g., read of an on-chip FAM control register).

In terms of bus timing, cases 1 through 3 above are identical. For timing specifications, see Section 4. The only external difference between them is the four-bit code placed on the Bus Status pins (S10-S13).

is purged. This will occur as a result of any jump or branch, any interrupt or trap, or execution of certain instructions.

1010— Data Transfer.

The CPU is reading or writing an operand of an instruction.

Read RMW Operated.

The CPU is reading an operand which will subsequently be modified and rewritten. The write cycle of RMW will have a "twiddle" status.

1100— Read for Effective Address Calculation.

The CPU is reading information from memory in order to determine the Effective Address of an operand. This will occur whenever an instruction uses the Memory Relative or External addressing mode.

1101— Transfer Slave Processor Operand.

The CPU is either transferring an instruction operand to or from a Slave Processor, or it is issuing the Operation Word of a Slave Processor instruction. See Section 3.4.9.2.

1110— Read Slave Processor Status.

The CPU is reading a Status Word from a Slave Processor after the Slave Processor has signalled completion of an instruction.

Broadcast Slave ID.

The CPU is initiating the execution of a Slave Processor instruction by transmitting the first byte of the instruction, which represents the slave processor identification.

3.8.2 Floating-Point Instructions

Table 3-5 gives the protocols followed by each Floating-Point instruction. The instructions are referenced by their mnemonics. For the bit encodings of each instruction, see Appendix A.

The Operand class columns give the Access Class for each general operand, defining how the addressing modes are interpreted (see Series 32000 Instruction Set Reference Manual).

The Operand issued column shows the sizes of the operands issued to the Floating-Point Unit by the CPU. "D" indicates a 32-bit Double Word, "T" indicates that the instruction specifies an integer size for the operand (U = Byte, W = Word, D = Double Word). "I" indicates that the instruction specifies a Floating-Point size for the operand (F = 32-bit Standard Floating, L = 64-bit Long Floating).

The Returned Value Type and Destination column gives the size of any returned value and where the CPU places it. The PSR Bits Affected column indicates which PSR bits, if any, are updated from the Slave Processor Status Word (Figure 3-20).

TABLE 3-5. Floating-Point Instruction Protocols

Mnemonic	Operand 1 Class	Operand 2 Class	Operand 1 Issued	Issue	Returned Value Type and Dest	PSR Bits Affected
ADD	read!	---	rmw!	---	I to Op.2	none
SUB	read!	---	rmw!	---	I to Op.2	none
MUL	read!	---	rmw!	---	I to Op.2	none
DIV	read!	---	rmw!	---	I to Op.2	none
NOV	read!	write!	---	---	N/A	none
AVSH	read!	write!	---	---	N/A	none
NEGL	read!	write!	---	---	N/A	none
CMP	read!	read!	---	I	N/A	N.Z,L
FLOOR	read!	write!	---	---	N/A	none
TRUNC	read!	write!	---	---	N/A	none
ROUND	read!	write!	---	---	I to Op.2	none
MOVFL	read F	write F	F	---	N/A	none
MOVLF	read L	write F	L	---	N/A	F to Op.2
MOVIL	read I	write I	I	---	N/A	none
MOVWF	read I	write F	I to Op.2	---	N/A	none
UFCSR	read D	N/A	D	---	N/A	none
SFSR	N/A	write D	N/A	---	D to Op.2	none
POLY!	read!	read!	I	---	I to F0	none
POTI	read!	read!	I to F0	---	N/A	none
SCALB!	read!	read!	I to Op.2	---	N/A	none
LOGBI	read!	read!	I to Op.2	---	N/A	none

Note:

- 0 = Double Word
- 1 = Integer size (B, W, D) specified in mnemonic.
- I = Floating-Point type (F, L) specified in mnemonic.
- N/A = Not Applicable to this instruction.




FIGURE 3-26. Slave Processor Status Word Format

New PSR Bits Value(s)

Out: Terminate Protocol, Trap (FPU),

Any operand indicated as being of type "T" will cause a transfer if the Register addressing mode is specified. This is because the Floating-Point Regs are physically on the Floating-Point Unit and therefore available without CPU assistance.

3.0 Functional Description (Continued)

- 5) Set "Return Address" to the address of the first byte of the trapped instruction.
- 6) Perform Service (Vector, Return Address). *Figure 3-24.*
- 3.7.3 Trace Trap Sequence**
- 1) In the Processor Status Register (PSR), clear the P bit.
 - 2) Copy the PSR into a temporary register, then clear PSR bits S, U and T.
 - 3) Push the PSR copy onto the Interrupt Stack as a 16-bit value.
 - 4) Set "Return Address" to the address of the next instruction.
 - 5) Perform Service (Vector, Return Address). *Figure 3-24.*

3.8 SLAVE PROCESSOR INSTRUCTIONS

The NSC2FX16 supports only one group of instructions, the floating-point instruction set, as being executable by a slave processor. The floating-point instruction set is validated by the F bit in the CFG register.

If a floating-point instruction is encountered and the F bit in the CFG register is not set, a Trap (UND) will result without any slave processor communication attempted by the CPU. This allows software emulation in case an external floating-point unit (FPU) is not used.

3.8.1 Slave Processor Protocol

Slave Processor Instructions have a three-byte Basic Instruction field, consisting of an ID Byte followed by an Operation Word. The ID Byte has three functions:

- 1) It identifies the instruction as being a Slave Processor instruction.
 - 2) It specifies which Slave Processor will execute it.
 - 3) It determines the format of the following Operation Word. The ID Byte has three functions:
- Upon receiving a Slave Processor instruction, the CPU initiates the sequence outlined in *Figure 3-25*. While applying Status Code 111 (Broadcast ID Section 3.4.1), the CPU transfers the ID Byte on the least significant half of the Data Bus (A00:A07). All Slave Processors input this byte and decode it. The Slave Processor selected by the ID Byte is activated, and from this point the CPU is communicating only with it. If any other slave protocol was in progress (e.g., an aborted Slave instruction), this transfer cancels it.

Upon receiving the pulse on SPC, the CPU latches SPC to read a Status Word from the Slave Processor, applying Status Code 110 (Read Slave Status). This word has the format shown in *Figure 3-26*. If the O bit ("Out"), bit 0 is set, this indicates that an error was detected by the Slave Processor. The CPU will not continue the protocol, but will immediately trap through the Slave vector in the Interrupt Table. Certain Slave Processor instructions cause CPU PSR bits to be loaded from the Status Word.

The last step in the protocol is for the CPU to read a result, if any, and transfer it to the destination. The Read cycles from the Slave Processor are performed by the CPU while applying Status Code 1101 (Transfer Slave Operand).

Status Combinations:

Send ID (ID): Code 1111
Xfer Operand (OP): Code 1101
Read Status (ST): Code 1110

Step Status Action

1 D CPU Sends ID Byte.
2 OP CPU Sends Operation Word.
3 CPU Sends Required Operands.
4 — Slave Starts Execution. CPU Prefetches.
5 — Slave Pushes SPC Low.
6 ST CPU Reads Status Word. (Trap?)
7 OP CPU Reads Results (if Any). Alter Flags?

FIGURE 3-25. Slave Processor Protocol

The CPU next sends the Operation Word while applying Status Code 1101 (Transfer Slave Operand, Section 3.4.1). Upon receiving it, the Slave Processor decodes it, and at this point both the CPU and the Slave Processor are aware of the number of operands to be transferred and their sizes. The Operation Word is swapped on the Data Bus; that is, bits 0-7 appear on pins AD8-AD15 and 8-15 appear on pins AD0-AD7.

Using the Addressing Mode fields within the Operation Word, the CPU starts latching operands and issuing them to the Slave Processor. To do so, it references any Addressing Mode extensions which may be appended to the Slave Processor instruction. Since the CPU is solely responsible for memory accesses, these extensions are not sent to the Slave Processor. The Status Code applied is 1101 (Transfer Slave Processor Operand, Section 3.4.1).

After the CPU has issued the last operand, the Slave Processor starts the actual execution of the instruction. Upon completion, it will signal the CPU by pushing SPC low.

While the Slave Processor is executing the instruction, the CPU is free to prefetch instructions into its queue. It will do this before the Slave Processor finishes, the CPU will wait, applying Status Code 0011 (Waiting Operand).

After the CPU has issued the last operand, the Slave Processor starts the actual execution of the instruction. Upon completion, it will signal the CPU by pushing SPC low.

While the Slave Processor is executing the instruction, the CPU is free to prefetch instructions into its queue. It will do this before the Slave Processor finishes, the CPU will wait, applying Status Code 0011 (Waiting Operand).




FIGURE 3-6. Bus Connections

3.0 Functional Description (Continued)

3.4.2 Basic Read and Write Cycles

The sequence of events occurring during a CPU access to either memory or peripheral device is shown in *Figure 3-7* for a read cycle, and *Figure 3-8* for a write cycle.

The cases shown assume that the selected memory or peripheral device is capable of communicating with the CPU at full speed. If not, then cycle extension may be requested through CWAIT and/or WAIT1-2.

A full-speed bus cycle is performed in four cycles of the C111 clock signal, labeled T1 through T4. Clock cycles not associated with a bus cycle are designated T1 (or "idle").

During T1, the CPU applies an address on pins AD0-AD15 and A16-A23. It also provides a low-going pulse on the ADS pin, which serves the dual purpose of informing external circuitry that a bus cycle is starting and of providing control to an external latch for demultiplexing Address Bits 0-15 from the AD0-AD15 pins. See *Figure 3-6*.

During this time also the status signals DIN#1, indicating the direction of the transfer, and HLE#, indicating whether the high byte (AD8-AD15) is to be referenced, become valid.

During T2 the CPU switches the Data Bus, AD0-AD15, to either accept or present data. Note that the signals A16-A23 remain valid and need not be latched.

However, using the ALE output signal is suggested for controlling the Address latch. In normal CPU read cycles, and in external DMA cycles, ALE is asserted (high) at T4, and is deasserted (low) at T1 (see *Figure 3-7*). This eliminates the need for inverting the existing ADS off-chip to generate the address latch strobe, and removes the address latch studio from the critical path to memory.

In CPU read and write cycles that access the on-chip FAM, in slave cycles and in non-DMA idle states, ALE is always high. ALE is active (high) after reset. ALE is never In-State.

During this time also the status signals DIN#, indicating the direction of the transfer, and HLE#, indicating whether the high byte (AD8-AD15) is to be referenced, become valid.

During T3 the CPU switches the Data Bus, AD0-AD15, to either accept or present data. Note that the signals A16-A23 remain valid and need not be latched.




FIGURE 3-7. Off-Chip Read Cycle Timing

3.7.7 Priority Among Exceptions

The NS22FX16 CPU internally prioritizes simultaneous interrupt and trap requests as follows:

- 1) Traps other than Trace (Highest priority)
- 2) Non-Maskable Interrupt
- 3) Maskable Interrupts
- 4) Trace Trap (Lowest priority)

3.7.8 Exception Acknowledge Sequences: Detail Flow

For purposes of the following detailed discussion of interrupt and trap acknowledge sequences, a single sequence called "Service" is defined in Figure 3-24.

Upon detecting any interrupt request or trap condition, the CPU first performs a sequence dependent upon the type of interrupt or trap. This sequence will include pushing the Processor Status Register and establishing a Vector and a Return Address. The CPU then performs the Service sequence.

3.7.8.1 Maskable/Non-Maskable Interrupt Sequence

This sequence is performed by the CPU when the INT pin receives a falling edge, or the INT pin becomes active with the PSEL1 bit set. The interrupt sequence begins either at the next instruction boundary or at the next interruptible point during its execution, as in the case of string or graphic instructions that have interior loops. The graphical instructions are interruptible.

1. If a String Instruction was interrupted and not yet completed:
 - a. Clear the Processor Status Register P bit.
 - b. Set "Return Address" to the address of the first byte of the interrupted instruction. Otherwise, set "Return Address" to the address of the next instruction.
2. Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, T, and I.
3. If the interrupt is Non-Maskable:
 - a. Read a byte from address FFFF00'16, applying Status Code 0100 (Interrupt Acknowledge, Master; Section 3.4.1). Discard the byte read.
 - b. Set "Vector" to 1.
 - c. Go to Step 8.
4. If the interrupt is Non-Vectored:
 - a. Read a byte from address FFFE00'16, applying Status Code 0100 (Interrupt Acknowledge, Master; Section 3.4.1). Discard the byte read.
 - b. Set "Vector" to 0.
 - c. Go to Step 8.
5. Here the interrupt is Vectored. Read "Byte" from address FFE00'16, applying Status Code 0100 (Interrupt Acknowledge, Master; Section 3.4.1).
6. If "Byte" > 0, then set "Vector" to "Byte" and go to Step 8.

7. If "Byte" is in the range -16 through -1, then the interrupt source is Cascaded. (More negative values are reserved for future use.) Perform the following:

- a. Read the 32-bit Cascade Address from memory. The address is calculated as INTBASE + 4 * Byte.
- b. Read the Vector, applying the Cascade Address just read and Status Code 0101 (Interrupt Acknowledge, Cascaded; Section 3.4.1).

8. Push the PSR copy (from Step 2) onto the Interrupt Stack as a 16-bit value.
9. Perform Service (Vector, Return Address). Figure 3-24.

Service (Vector, Return Address):

- 1) Read the 32-bit External Procedure Descriptor for the Interrupt Dispatch Table; address is Vector*4+INTBASE Register contents.
- 2) Move the Module field of the Descriptor into the temporary MOD Register.

- 3) Read the Program Base pointer from memory address MOD + 8, and add it to the Offset field from the Descriptor, placing the result in the Program Counter.

- 4) Read the new Static Base pointer from the memory address contained in MOD, placing it into the SB Register.

- 5) Flush Queue: Non-sequentially fetch first instruction of interrupt Routine.

3.7.8.2 Trap Sequence: Trap Other Than Trace

- 1) Restore the currently selected Stack Pointer and the Processor Status Register to their original values at the start of the trapped instruction.
- 2) Set "Vector" to the value corresponding to the trap type.

3.7.8.3 Trap Sequence: Trap Other Than Trace

- 1) Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, P and I.
- 2) Push the PSR copy onto the Interrupt Stack as a 16-bit value.

FIGURE 3-24: Service Sequence Involved during All Interrupt/Trip Sequences

TABLE 3-24: Service Sequence Involved during All Interrupt/Trip Sequences

	SLAVE:	VECTOR:
ILL:	Vector-4.	
SVC:	Vector-5.	
DIV:	Vector-6.	
FLG:	Vector-7.	
UND:	Vector-8.	
		Vector-10.

- 1) Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, P and I.
- 2) Push the PSR copy onto the Interrupt Stack as a 16-bit value.

3.0 Functional Description (Continued)

3.7.4 Non-Maskable Interrupt
The Non-Maskable Interrupt is triggered whenever a falling edge is detected on the NMI pin. The CPU performs an "Interrupt Acknowledge Master" bus cycle when processing of this interrupt actually begins. The interrupt acknowledge cycle differs from that provided for Maskable interrupts in that the address presented is FFFF0016. The vector value used for the Non-Maskable interrupt is taken as 1, regardless of the value read from the bus.

The service procedure returns from the Non Maskable interrupt using the Return from Trap (RETT) Instruction. No special bus cycles occur on return.

3.7.5 Trap
Traps are processing exceptions that are generated as direct results of the execution of an instruction. The Return Address pushed by any trap except Trap (TRC) is the address of the first byte of the instruction during which the trap occurred. Traps do not disable interrupts, as they are not associated with external events. Traps are recognized by NS32FX16 CPU core.

Trap (SLAVE): An exceptional condition was detected by the Floating Point Unit during the execution of a Slave instruction. This trap is requested via the Status Word returned as part of the Slave Processor Protocol (Section 3.8.1).

Trap (ILL): Illegal operation. A privileged operation was attempted while the CPU was in User Mode (PSR bit U=1).

Trap (SVC): The Supervisor Call (SVC) Instruction was executed.

Trap (DVZ): An attempt was made to divide an integer by zero. (The SLAVE trap is used for Floating Point division by zero.)

Trap (FLG): The FLAG Instruction detected a "1" in the PSR F bit.

Trap (BPT): The Breakpoint (BPT) Instruction was executed.

Trap (TRC): The instruction just completed is being raced. See Section 3.7.8.

trap (UND): An undefined opcode was encountered by the CPU.

1.7.6 Instruction Tracing
Instruction tracing is a feature that can be used during debugging to single-step through selected portions of a program. Tracing is enabled by setting the T-bit in the ISR Register. When enabled, the CPU generates a trace trap (TRC) after the execution of each instruction.

At the beginning of each instruction, the T-bit is copied to the PSR (Trace "Pending" bit). If the P-bit is set at the end of an instruction, then the Trace Trap is activated. If any other trap or interrupt request is made using a traced instruction, its entire service procedure

is allowed to complete before the Trace Trap occurs. Each interrupt and trap sequence handles the P-bit for proper tracing, guaranteeing only one Trace Trap per instruction, and guaranteeing that the Return Address pushed during a Trace Trap is always the address of the next instruction to be traced.

Due to the fact that some instructions can clear the T and P bits in the PSR, in some cases a Trace Trap may not occur at the end of the instruction. This happens when one of the privileged instructions, DCP/SI/W or LPRW/PSR, is executed.

In other cases, it is still possible to guarantee that a Trace Trap occurs at the end of the instruction, provided that special care is taken before returning from the Trace Trap Service Procedure. In case a DCP/SI/W instruction has been executed, the service procedure should make sure that the T-bit in the PSR copy saved on the interrupt Stack is set before executing the RETT instruction to return to the program being traced. If the RETT or RETI instruction have to be traced, the Trace Trap Service Procedure should set the P and T bits in the PSR copy of the interrupt Stack that is going to be restored in the execution of such instructions.

While debugging the NS32FX16 instructions which have interior loops (BBOR, BBAND, BBBON, EXTR, KOMMP, SQTIPS, TBITS), special care must be taken with the single-step trap. If an interrupt occurs during a single-step of one of the graphics instructions, the interrupt will be serviced. Upon return from the interrupt service routine, the new NS32FX16 instruction will not be re-entered, due to a single-step trap. Both the NMII and NTI interrupts will cause this behavior. Another single-step operation (S command in DBUGMON(16)) will resume from where the instruction was interrupted. There are no side effects from this early termination, and the instruction will complete normally.

For all other Series 32000 instructions, a single-step operation will complete the entire instruction before trapping back to the debugger. On the instructions mentioned above, several single-step commands may be required to complete the instruction. ONLY when interrupts are occurring.

There are some suggested methods to give the appearance of single-stepping for these NS32FX16 instructions.

- MON16 monitors the return from the single-step trap vector's PC value. If the PC has not changed since the last single-step command was issued, the single-step operation is repeated. It is also advisable to ensure that one of the NS32FX16 instructions is being single-stepped by inspecting the first byte of the address pointed to by the PC register. If it is 0x0E, then the instruction is an NS32FX16 specific instruction.
- A breakpoint following the instruction would also trap after the instruction had completed.

Note: If instruction tracing is enabled while the user instruction is executed, the Trap (TRC) occurs after the next interrupt, when the interrupt service procedure has returned.

3.0 Functional Description (Continued)




FIGURE 3-8. Off-Chip Write Cycle Timing




FIGURE 3-9. Extension of an Off-Chip Read Cycle




FIGURE 3-23. Cascaded Interrupt Control Unit Connections

3.0 Functional Description (Continued)

In a system which uses cascading, two tasks must be performed upon initialization:

- 1) For each Cascaded ICU in the system, the Master ICU must be informed of the line number (0 to 15) on which it receives the cascaded requests.
- 2) A Cascade Table must be established in memory.

The Cascade Table is located in a NEGATIVE direction from the location indicated by the CPU Interrupt Base (INTBASE) Register. Its entries are 32-bit addresses, pointing to the Vector Registers of each of up to 16 Cascaded ICUs.

• 3-18 illustrates the position of the Cascade Table entry for a Cascaded ICU. To find its Master ICU line number (0 to 15), and subtract 16 from it, giving an index in the range -16 to +1. Multiply this value by 4, and add the resulting negative number to the contents of the INTBASE Register. The 32-bit entry at this address must be set to the address of the Hardware Vector Register of the Cascaded ICU. This is referred to as the "Cascade Address."

In returning from a Cascaded interrupt, the service procedure executes the Return from Interrupt (RTI) instruction, as it would for any Maskable interrupt. The CPU performs an End of Interrupt, Master bus cycle, whereupon the Master ICU again provides the negative Cascade Table index. The CPU, seeing a negative value, uses it to find the corresponding Cascade Address from the Cascade Table. Applying this address, it performs an End of Interrupt, Cascaded bus cycle, informing the Cascaded ICU of the completion of the serviced routine. The byte read from the Cascaded ICU is discarded.

3.0 Functional Description (Continued)

At this time the signals TSO (Timing State Output), D₀E (Data Buffer Enable) and either RD (Read Strobe) or WR (Write Strobe) will also be activated.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1-2 at the end of state 12.

The T3 state provides for access time requirements, and it occurs at least once in a bus cycle. At the end of T2, on the rising edge of CTTL, the CWAIT1 and WAIT1-2 signals are sampled to determine whether the bus cycle will be extended. See Section 3.4.3.

If the CPU is performing a read cycle, the data bus (AD0-AD15) is sampled at the beginning of T4 on the rising edge of CTTL. Data must, however, be held a little longer to meet the data hold time requirements. The IUD signal is guaranteed not to go inactive before this time, so its rising edge can be safely used to disable the device providing the input data.

The T4 state finishes the bus cycle. At the beginning of T4, the IUD or W₁ and TS₀ signals go inactive, and on the falling edge of CTTL, D₀E goes inactive, having provided for necessary data hold times. Data during Write cycles remains valid from the CPU throughout T4. Note that the Bus Status line (S1-S3) changes at the beginning of T4, anticipating the following bus cycle if any.

3.4.3 Cycle Extension

To allow sufficient access time for any speed of memory or peripheral device, the NS32FX16 provides for extension of a bus cycle. Any type of bus cycle except a Slave Processor cycle can be extended.

In Figures 3-7 and 3-8, note that during T3 all bus control signals from the CPU are flat. Therefore, a bus cycle can be clearly extended by causing the T3 state to be repeated. This is the purpose of the WAIT1-2 and CWAIT1 input signals.

At the end of state T2, on the rising edge of CTTL, WAIT1-2 and CWAIT1 are sampled.

If any of these signals are active, the bus cycle will be extended by at least one clock cycle. Thus, one or more additional T3 states (also called wait state TSW) will be inserted after the next T-Sinfo. Any combination of the above signals can be activated at one time. However, the WAIT1-2 inputs are only sampled by the ICU at the end of state T2. They are ignored at all other times.

The WAIT1-2 inputs are binary weighted, and can be used to insert up to 3 wait states, according to the following table.

WAIT1	WAIT2	Number of Wait States
HIGH	HIGH	0
HIGH	LOW	1
LOW	HIGH	2
LOW	LOW	3

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

3.0 Functional Description (Continued)

Upon receipt of an interrupt request from a Cascaded ICU, the Master ICU informs the CPU and provides the negative Cascade Table index instead of a (positive) vector number. The CPU, seeing the negative value, uses it as an index into the Cascade Table and reads the Cascade Address from the referenced entry. Applying this address, the CPU performs an "interrupt Acknowledge" bus cycle, reading the immediate vector value. This vector is interpreted by the CPU as an unsigned byte and can therefore be in the range 0 through 255.

In returning from a Cascaded interrupt, the service procedure executes the Return from Interrupt (RTI) instruction, as it would for any Maskable interrupt. The CPU performs an "End of Interrupt, Master" bus cycle. It performs an "End of Interrupt, Cascaded" bus cycle, informing the Cascaded ICU of the completion of the serviced routine. The byte read from the Cascaded ICU is discarded.




FIGURE 3-22. Interrupt Control Unit Connections (16 Levels)

Note: If an interrupt must be masked off, the CPU can do so by setting the corresponding bit in the Interrupt Mask Register before the interrupt completes. However, if an interrupt is set pending during the CPU instruction that masks off that interrupt, the CPU may not perform an interrupt acknowledge cycle.

Indicating that instruction since it might have sampled the INT line before the ICU deasserted it. This could cause the ICU to provide an invalid vector. To avoid this problem, the above operation should be performed with the CPU interrupt disabled.

Upon receipt of an interrupt request from a Cascaded ICU, the Master ICU informs the CPU and provides the negative Cascade Table index instead of a (positive) vector number. The CPU, seeing the negative value, uses it as an index into the Cascade Table and reads the Cascade Address from the referenced entry. Applying this address, the CPU performs an "interrupt Acknowledge" bus cycle, reading the immediate vector value. This vector is interpreted by the CPU as an unsigned byte and can therefore be in the range 0 through 255.

In returning from a Cascaded interrupt, the service procedure executes the Return from Interrupt (RTI) instruction, as it would for any Maskable interrupt. The CPU performs an "End of Interrupt, Master" bus cycle. It performs an "End of Interrupt, Cascaded" bus cycle, informing the Cascaded ICU of the completion of the serviced routine. The byte read from the Cascaded ICU is discarded.

3.0 Functional Description (Continued)

At this time the signals TSO (Timing State Output), D₀E (Data Buffer Enable) and either RD (Read Strobe) or WR (Write Strobe) will also be activated.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.

The T3 state provides for access time requirements, and it occurs at least once in a bus cycle. At the end of T2, on the rising edge of CTTL, the CWAIT1 and WAIT1-2 signals are sampled to determine whether the bus cycle will be extended. See Section 3.4.3.

If the CPU is performing a read cycle, the data bus (AD0-AD15) is sampled at the beginning of T4 on the rising edge of CTTL. Data must, however, be held a little longer to meet the data hold time requirements. The IUD signal is guaranteed not to go inactive before this time, so its rising edge can be safely used to disable the device providing the input data.

The T4 state finishes the bus cycle. At the beginning of T4, the IUD or W₁ and TS₀ signals go inactive, and on the falling edge of CTTL, D₀E goes inactive, having provided for necessary data hold times. Data during Write cycles remains valid from the CPU throughout T4. Note that the Bus Status line (S1-S3) changes at the beginning of T4, anticipating the following bus cycle if any.

3.4.3 Cycle Extension

To allow sufficient access time for any speed of memory or peripheral device, the NS32FX16 provides for extension of a bus cycle. Any type of bus cycle except a Slave Processor cycle can be extended.

In Figures 3-7 and 3-8, note that during T3 all bus control signals from the CPU are flat. Therefore, a bus cycle can be clearly extended by causing the T3 state to be repeated. This is the purpose of the WAIT1-2 and CWAIT1 input signals.

At the end of state T2, on the rising edge of CTTL, WAIT1-2 and CWAIT1 are sampled.

If any of these signals are active, the bus cycle will be extended by at least one clock cycle. Thus, one or more additional T3 states (also called wait state TSW) will be inserted after the next T-Sinfo. Any combination of the above signals can be activated at one time. However, the WAIT1-2 inputs are only sampled by the ICU at the end of state T2. They are ignored at all other times.

The WAIT1-2 inputs are binary weighted, and can be used to insert up to 3 wait states, according to the following table.

WAIT1	WAIT2	Number of Wait States
HIGH	HIGH	0
HIGH	LOW	1
LOW	HIGH	2
LOW	LOW	3

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

The 24-bit address provided by the NS32FX16 is a byte address; that is, it uniquely identifies one of up to 16,777,216 eight-bit memory locations. An important feature of the NS32FX16 is that the presence of a 16-bit data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at any memory address. The NS32FX16 provides a special control signal, High Byte Enable (H₀E), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD0-AD7, is enabled when H₀E is low. See Figure 3-10.

The following sequence shows the CPU response to the WAIT1-2 and CWAIT1 inputs.

1. Start bus cycle.
2. Sample WAIT1-2 and CWAIT1 at the end of state 12.
3. If the WAIT1-2 inputs are both inactive, then go to step 6.

4. Insert the number of wait states selected by WAIT1-2.

5. Sample CWAIT1 again.

6. If CWAIT1 is not active, then go to step 8.

7. Insert one wait state and then go to step 5.

8. Complete bus cycle.

Figure 3-9 shows a bus cycle extended by three wait states, two of which are due to WAIT1-2 and one of which is due to CWAIT1.

3.4.4 Data Access Sequences

3.0 Functional Description (Continued)

Any bus cycle falls into one of three categories: Even Byte Access, Odd Byte Access, and Even Word Access. All accesses in any data type are made up of sequences of these cycles. Table 3-2 gives the state of A0 and HBE for each category.

TABLE 3-2. Bus Cycle Categories

Category	HBE	A0
Even Byte	1	0
Odd Byte	0	1
Even Word	0	0

Accesses of operands requiring more than one bus cycle are performed sequentially, with no T-States separating them. The number of bus cycles required to transfer an operand depends on its size and its alignment (i.e., whether it starts on an even byte address or an odd byte address). Table 3-3 lists the bus cycle performed for each situation. For the timing of A0 and HBE, see Section 3.4.2.

3.4.4.1 Bit Accesses

The Bit instructions perform byte accesses to the byte containing the designated bit. The Test and Set Bit instruction (SBT), for example, reads a byte, alters it, and rewrites it, having changed the contents of one bit.

3.4.4.2 Bit Field Accesses

An access to a Bit Field in memory always generates a Double-Word transfer at the address containing the least significant bit of the field. The Double Word is read by an Extract instruction; an Insert instruction reads a Double Word, modifies it, and rewrites it.

3.4.4.3 Extended Multiple Accesses

The Multiply Extended Integer (MEI) instruction will return a result which is twice the size of bytes of the operand it reads. If the multiplicand is in memory, the most significant half of the result is written first (at the higher address), then the least-significant half.

3.4.5 Instruction Fetches

Instructions for the NS32FX16 CPU are "prefetched"; that is, they are input before being needed into the most available entry of the eight-byte Instruction Queue. The CPU performs two types of Instruction Fetch Cycles. Sequential and Non-Sequential. These can be distinguished from each other by their differing status combinations on pins S10-S13 (Section 3.4.1).

A Sequential Fetch will be performed by the CPU whenever the Data Bus would otherwise be idle and the Instruction Queue is not currently full. Sequential Fetches are always Even Word Read cycles (Table 3-2). A Non-Sequential Fetch occurs as a result of any break or branch instruction, a trap or an interrupt, will cause the next instruction Fetch cycle to be Non-Sequential. In addition, certain Instructions flush the Instruction queue, causing the next instruction fetch to display Non-Sequential status. Only the first bus cycle after a break displays Non-Sequential status, and that cycle is either an Even Word Read or an Odd Byte Read, depending on whether the destination address is even or odd.

3.4.6 Interrupt Control Cycles

Activating the INT or NMII pin on the CPU will initiate one or more bus cycles whose purpose is interrupt control rather than the transfer of instructions or data. Execution of the Return from Interrupt instruction (RETI) will also cause Interrupt Control bus cycles. These differ from instruction or data transfers only in the status presented on pins S10-S13. All interrupt Control Cycles are single-byte Read cycles.

Table 3-4 shows the Interrupt Control sequences associated with each interrupt and with the return from interrupt routine. For full details of the NS32FX16 interrupt structure, see Section 3.7.





FIGURE 3-21. Return from Interrupt (RETI) Instruction Flow

3.7.3.2 Vectored Mode: Non-Cascaded Case

In the Vectored mode, the CPU uses an Interrupt Control Unit (ICU) to prioritize up to 16 interrupt requests. Upon receipt of an interrupt request on the INT pin, the CPU performs an "Interrupt Acknowledge" bus cycle reading a vector value from the low-order byte of the Data Bus. This vector is then used as an index into the Dispatch Table in order to find the External Procedure Descriptor for the proper interrupt service procedure. The service procedure eventually returns via the Return from Interrupt (RETI) instruction, which performs an End of Interrupt bus cycle. The ICU then performs any pending interrupt requests still pending. The ICU provides the vector number again, which the CPU uses to determine whether it needs also to inform a Cascaded ICU.

3.7.3.3 Vectored Mode: Cascaded Case

In a system with only one ICU (16 levels of interrupt), the vectors provided must be in the range 0 through 127; that is, they must be positive numbers in eight bits. By providing a negative vector number, an ICU flags the interrupt source as being a Cascaded ICU (see below).

Figure 3-23 shows a typical cascaded configuration. Note that the interrupt output from a Cascaded ICU goes to an interrupt Request Input of the Master ICU, which is the only ICU which drives the CPU INT pin.

3.0 Functional Description (Continued)

3.7.2 Returning from an Exception Service

Procedure

To return control to an interrupted program, one of two instructions can be used: RETT (Return from Trap) and RETI (Return from Interrupt).

RETT is used to return from any trap or a non-maskable interrupt service procedure. Since some traps are often used deliberately as a call mechanism for supervisor mode procedures, RETT can also adjust the Stack Pointer (SP) to discard a specified number of bytes from the original stack as surplus parameter space.

RETI is used to return from a maskable interrupt service routine. A difference of RETT, RETI also informs any external interrupt control units that the interrupt service has completed. Since interrupts are generally asynchronous external events, RETI does not discard parameters from the stack.

Both of the above instructions always restore the PSR, MOD, PC and SB registers to their previous contents.

3.7.3 Maskable Interrupts

The INT pin is a level-sensitive input. A continuous low level is allowed for generating multiple interrupt requests. The input is maskable, and is therefore enabled to generate interrupt requests only while the Processor Status Register I bit is set. The I bit is automatically cleared during service of an INT or NMI request, and is restored to its original setting upon return from the interrupt service routine via the RETT or RETI instruction.

The INT pin may be configured via the SETCFG instruction as either Non-Vectored (CFG Register bit L=0) or Vectored (bit L=1).

3.7.3.1 Non-Vectored Mode

In the Non-Vectored mode, an interrupt request on the INT pin will cause an interrupt acknowledge bus cycle, but the CPU will ignore any value read from the bus and use instead a default vector of zero. This mode is useful for small systems in which hardware interrupt prioritization is unnecessary.

3.0 Functional Description (Continued)

TABLE 3-3. Access Sequences

Cycle Type	Address	H0E	A0	High Bus	Low Bus
A. Odd Word Access Sequence					

BYTE 1 BYTE 0 ← A

Byte 0
Don't Care
Byte 1

Byte 1
Byte 0
Byte 3
Byte 2

Byte 0
Byte 2
Don't Care

Byte 1
Byte 0
Byte 3
Byte 2

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

Byte 0
Byte 1
Byte 2
Byte 3

Byte 1
Byte 0
Byte 2
Byte 3

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

BYTE 3	BYTE 2	BYTE 1	BYTE 0
← A			

<table border

J.U FUNCTIONAL DESCRIPTION (continued)

TABLE 3-4. Interrupt Sequences

Cycle	Status	Address	\overline{DDN}	\overline{HDE}	A0	High Bus	Low Bus
A. Non-Maskable Interrupt Control Sequence							
Interrupt Acknowledge	1	0100	FFFFE016	0	1	0	Don't Care
Note: Performed through Return from Trap (RETT) instruction.							
Interrupt Return	1	0100	FFFE0016	0	1	0	Don't Care
B. Non-Vectored Interrupt Control Sequence							
Interrupt Acknowledge	1	0100	FFFE0016	0	1	0	Don't Care
Interrupt Return	1	0100	FFFE0016	0	1	0	Don't Care
None: Performed through Return from Trap (RETT) instruction.							
C. Vectored Interrupt Sequence: Non-Cascaded							
Interrupt Acknowledge	1	0100	FFFE0016	0	1	0	Don't Care
Interrupt Return	1	0110	FFFE0016	0	1	0	Don't Care
D. Vectored Interrupt Sequence: Cascaded							
Interrupt Acknowledge	1	0100	FFFE0016	0	1	0	Don't Care
Address	2	0101	0	1 or 0	0 or 1	0 or 1	Vector Range 0-255; on appropriate half of Data Bus for even/odd address
Interrupt Return	1	0110	FFFE0016	0	1	0	Don't Care
{The CPU here uses the Cascade Index to find the Cascade Address.}							
Address	2	0111	0	1 or 0	0 or 1	Don't Care	Cascade Index: Range - 16 to -1
{The CPU here uses the Cascade Index to find the Cascade Address.}							
Address	2	0101	0	1 or 0	0 or 1	Don't Care	Vector Range 0-255; on appropriate half of Data Bus for even/odd address
{The CPU here uses the Cascade Index to find the Cascade Address.}							
Address	2	0111	0	1 or 0	0 or 1	Don't Care	Cascade Index: same as in previous int. Ack. Cycle
{If the Cascaded I/O address is Even (A0 is low), then the CPU applies HDE high and reads the vector number from bits 0-7 of the Data Bus.							
If the address is Odd (A0 is high), then the CPU applies HDE low and reads the vector number from bits 8-15 of the Data Bus. The vector number may be in the range 0-255.							

This process is illustrated in Figure 3-19 from the view point of the programmer.

Details on the sequences of events in processing interrupts and traps are given in the following sections.




FIGURE 3-19. Exception Acknowledge Sequence

3.0 Functional Description (Continued)

3.7 EXCEPTION PROCESSING

Exceptions are special events that alter the sequence of instruction execution. The CPU recognizes two basic types of exceptions: interrupts and traps.

An interrupt occurs in response to an event signalled by activating the INT or INT input signals. Interrupts are typically requested by peripheral devices that require the CPU's attention.

Traps occur as a result either of exceptional conditions (e.g., attempted division by zero) or of specific instructions whose purpose is to cause a trap to occur (supervisor call instruction).

On an exception is recognized, the CPU saves the PC, PSR and the MDR register content on the interrupt stack and then it transfers control to an exception service procedure.

Detailed on the operations performed in the various cases by the CPU to enter and exit the exception service procedure are given in the following sections.

It is to be noted that the reset operation is not treated here as an exception, even though, like any exception, it alters the instruction execution sequence. This is because the CPU handles reset in a significantly different way than it handles exceptions.

Refer to Section 3.3 for details on the reset operation.




FIGURE 3-18. Interrupt Dispatch and Cascade Table

3.0 Functional Description (Continued)

3.4.7 On-Chip Bus Cycles

The bus cycles accessing registers of the on-chip FAM Accelerator Module do not involve any off-chip resource. However, for observability reasons, the NS32FX16's bus interface provides all the necessary information in order to allow a debug or trace device (e.g., JTAG) to track an on-chip bus transaction.

An on-chip bus transaction is very similar (timewise) to an off-chip bus transaction. However, the ADS, RD, WR, TSO, and DITE outputs are not asserted by the CPU. Instead, the NS32FX16 asserts a special output,

IAS. During write cycles to on-chip addresses, the data to be written can be observed on AD0-AD15. Access to the FAM registers while it is executing a vector operation are delayed (as if the CWAIT input is active). When the FAM finishes the operation, access to the registers proceeds. These wait states cannot be observed on external pins.

The address on AD0-AD15 and A16-A23 during internal reference is the 24 least significant bits of the addressed internal register address.




FIGURE 3-11 (a). On-Chip Read Cycle




FIGURE 3-11 (b). On-Chip Write Cycle




FIGURE 3-17. HOLD Timing, Bus Initially Not Idle

3.6 INSTRUCTION EXECUTION AND STATUS

3.6 INSTRUCTION EXECUTION AND STATUS
 In addition to the four bits of Bus Cycle status (ST0-ST3), the NS32FX16 CPU also presents instruction Status information on three separate pins. These pins differ from ST0-ST3 in that they are synchronous to the CPU's internal instruction execution section rather than to its bus interface section.

U/S originates from the **U** bit of the Processor Status Register, and indicates whether the CPU is currently running in User or Supervisor mode. Although it is not synchronous to bus cycles, there are guarantees on its instruction begin execution. It is intended for debugging purposes.

validity during any given bus cycle. See the Timing Specifications in Section 4.

[IO (Interlocked Operation)] is activated during an SBIT [Set Bit, Interlocked] or CBIT [Clear Bit, Interlocked] instruction. It is made available to external bus arbitration circuitry in order to allow these instructions to implement the semaphore primitive operations for multi-processor communication and resources sharing. [IO] is guaranteed to be active during the operand accesses performed by the interlocked instructions.

Note:

- The acknowledge of [IO] is on a cycle by cycle basis. Therefore it is possible to have [IO] active when an interrupt operation is in progress. In this case [IO] remains low, and the interlocked instruction continues only after [IO&D] is de asserted.

3.0 Functional Description (Continued)

(HOLD Acknowledge) pins. By asserting **HOLD** low, an external device requests access to the bus. On receipt of **HOLD** from the CPU, the device may perform bus cycles, as the CPU at this point has set **AD0**, **AD15**, **A16-23** and **HBE** to the **TRANSIT@** condition and has switched **ADS** and **D0IN** to the input mode. The CPU now monitors **ADS** and **D0IN** from the external device to generate the relevant strobe signals (i.e., **ISO**, **DBE**, **RD** or **WR**). To return control of the bus to the CPU the device sets **HOLD** inactive, and the CPU acknowledges return of the bus by setting **HOLD** inactive.

cycle. Figure 3-17 shows the sequence if the CPU is using the bus at the time that the HOLD request is made. If the request is made during or before the clock cycle shown (two clock cycles before T4), the CPU will release the bus during the clock cycle following T4. If the request occurs closer to T4, the CPU may already have decided to initiate another bus cycle. In that case it will not gain the bus until after the next T4 state. Note that this situation will also occur if the CPU is idle on the bus but has initiated the WAIT bus cycle internally.

Note 1: During DMA cycles the WAIT bus signals should be kept inactive, unless they are also monitored by the DMA controller. If wait states are required, CHIP&T should be used.

Note 2: The busy value of the slave chip select signal is used

Note 1: During DMA cycles the WAVT1.2 signals should be kept inactive, whereas they are also monitored by the Disk controller. If write status are required, CWAVT should be used.




FIGURE 3-16. HOLD Timing, Bus Initially Idle

3.0 Functional Description (Continued)

148 *Journal of Health Politics*

3.4.3 Initiated by Off-chip DNA Controller

bus [if I/O asserted], the DMA Controller issues A/D and D/QIN signals to the CPU and drives the address

data buses. The CPU supports the DMA bus cycle by generating bus control signals as RD_Q, WR, TSO and DBIE. As a result, the DMA bus cycles are very similar to the CPU bus cycles. This simplifies the memory system design significantly.




FIGURE 3-12. DMA Initiated Bus Cycle

3.0 Functional Description (Continued)

3.4.9 Slave Processor Communication

The \overline{SPC} pin is used as the data strobe for Slave Processor transfers. In a Slave Processor bus cycle, data is transferred on the Data Bus thus (AD0-AU15), and the status lines S10-S13 are monitored by the Slave Processor.

In order to determine the type of transfer being performed, \overline{SPC} is bidirectional, but is driven by the CPU during all Slave Processor bus cycles. See Section 3.8 for full protocol sequences.

3.4.9.1 Slave Processor Bus Cycles

A Slave Processor bus cycle always takes exactly two clock cycles, labeled T1 and T1 (See Figures 3-14 and 3-15). During a Read Cycle \overline{SPC} is active during the beginning of T1 to begin the transfer of T4, and the data is sampled at the end of T1. The Cycle Status pins lead the cycle by one clock period and are sampled at the leading edge of \overline{SPC} . During a Write Cycle, the CPU applies data and activates \overline{SPC} at T1, removing \overline{SPC} at T4. The Slave Processor latches data on the trailing edge of \overline{SPC} and latches data on the trailing edge. The CPU does not pulse the Address Strobe (\overline{ADS}) and no bus signals are generated. The ALE signal remains high during the slave cycle. The direction of transfer is determined by the sequence (protocol) established by the instruction under execution; but the CPU indicates the direction on the DDIN pin for hardware debugging purposes.

3.4.9.2 Slave Operand Transfer Sequence

A Slave Processor operand is transferred in one or more Slave bus cycles. A High operand is transferred on the least-significant byte of the Data Bus (AU0-AU7), and a Word operand is transferred on the entire bus. A Double Word is transferred in a consecutive pair of bus cycles, least-significant word first. A Quad Word is transferred in two pairs of Slave cycles, with other bus cycles possibly occurring between them. The word order is from least-significant word to most-significant.

3.5 BUS ACCESS CONTROL

The NS32FX16 CPU has the capability of requesting its access to the bus upon request from a DMA controller or another CPU. This capability is implemented on the HOLD (Hold Request) and HDA






FIGURE 3-13(a). System Connection Diagram with the NS32081 FPU



(1):CPU SAMPLES DATA BUS HERE
FIGURE 3-14. Slave Processor Read Cycle



(1): SLAVE PROCESSOR SAMPLES DATA BUS HERE
FIGURE 3-15. Slave Processor Write Cycle

FIGURE 3-13(b). System Connection Diagram with the NS32381 FPU

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.